# RAGE PRO and Derivatives Programmer's Guide

# Technical Reference Manual P/N: PRG-215R3-00-10 Rev 1.0

© 2000 ATI Technologies Inc.

#### **CONFIDENTIAL MATERIAL**

All information contained in this manual is confidential material of ATI Technologies Inc. Unauthorized use or disclosure of the information contained herein is prohibited.

You may be held responsible for any loss or damage suffered by ATI for your unauthorized disclosure hereof, in whole or in part. Please exercise the following precautions:

- Store all hard copies in a secure place when not in use.
- Save all electronic copies on password protected systems.
- Do not reproduce or distribute any portions of this manual in paper or electronic form (except as permitted by ATI).
- Do not post this manual on any LAN or WAN (except as permitted by ATI).

Your protection of the information contained herein may be subject to periodic audit by ATI. This manual is subject to possible recall by ATI.

The information contained in this manual has been carefully checked and is believed to be entirely reliable. No responsibility is assumed for inaccuracies. ATI reserves the right to make changes at any time to improve design and supply the best product possible.

#### ATI, mach64, 3D RAGE, RAGE THEATER, RAGE 128, and

**RAGE HDTV** are trademarks of ATI Technologies Inc. All other trademarks and product names are properties of their respective owners.

## **Record of Revisions**

Release	Date	Description of Changes
1.0	March 00	Formerly Mach64 Programmer's Guide. Updated Chapters 1,3,7,8. Removed old Appendices A-F and added new Appendices A-K.

### **Technical Reference Manuals**

- mach64 BIOS Kit (BIO-G01000)
- *mach64* Graphics Controller Specifications ATI-264CT/ET (GCS-C022001-00)
- mach64 Graphics Controller Specifications ATI-88800GX (GCS-C012001-00)
- *mach64* Graphics Controller Specifications ATI-264VT (GCS-C02500)
- mach64 Programmer's Guide (PRG-G01000)
- *mach64* Register Reference Guide (RRG-S022001-00)
- *mach64* Register Reference Guide ATI-264VT (RRG-C02500)
- mach64 VGA Register Guide (VGA-S022001-00)

# **Table of Contents**

## Chapter 1: Overview

1.1	Introdu	ction	11
1.2	Brief H	istory of ATI Graphics Products	11
	1.2.1	VGAWONDER	
	1.2.2	mach8	12
	1.2.3	mach32	12
	1.2.4	mach64	12
1.3	mach64	CT Family	15
	1.3.1	mach64VT	15
	1.3.2	mach64GT (3D RAGE, RAGE II, II+, IIC, RAGE PRO)	15
	1.3.3	mach64LB (RAGE LT-PRO)	15
	1.3.4	mach64GM (RAGE XL)	16
	1.3.5	mach64LM (RAGE MOBILITY M/P/ M1)	
1.4	Feature	S	17
	1.4.1	mach64 Major Features	17
	1.4.2	Functional Enhancements Relative To mach32	18
	1.4.3	Deletions Relative To mach32	18
	1.4.4	Functional Differences From mach32	19
1.5	Overvie	ew of the Manual	19
	1.5.1	Chapter-By-Chapter Summary	19
	1.5.2	Notations And Conventions Used In This Manual	

## Chapter 2: Using the mach64

2.1	Introdu	ction	2-1
2.2	Intel B	ased Architecture	2-1
	2.2.1	Memory Map	2-1
	2.2.2	BIOS Services	2-2
	2.2.3	Registers	2-3
2.3	Non-In	tel Based Architecture	2-6
	2.3.1	Memory Map	2-6
	2.3.2	BIOS Services	2-7
	2.3.3	Registers	2-7

# Chapter 3: Getting Started

3.1	Introdu	ction	.3-1
3.2	Before	you start	.3-1
	3.2.1	Accelerator vs. VGA	
	3.2.2	Linear Aperture vs. VGA Aperture	.3-2
	3.2.3	Protected Mode vs. Real Mode	
3.3	mach64	Detection	.3-5
	3.3.1	Card Detection	.3-5
	3.3.2	I/O Base	.3-6
	3.3.3	Read/Write Test	.3-7
	3.3.4	CONFIG_CHIP_ID	.3-7
3.4	Mode S	witching	.3-7
	3.4.1	BIOS Interface	.3-9
	3.4.2	Manual Mode Switching and Custom CRT Modes	

# Chapter 4: Linear Aperture

4.1	Introduction	.4-1
4.2	Aperture Base Address	.4-1
4.3	Convert Physical Address	.4-2
4.4	Enable the Aperture	.4-3
4.5	Using the Linear Aperture	
4.6	Complete Example of Using the Aperture	.4-5
4.7	VGA Interaction	.4-6

## **Chapter 5: Engine Initialization**

5.1 Introd	uction	5-1
5.2 Backg	round Information on the mach64 Engine	5-1
5.2.1	Command FIFO Queue	
5.2.2	Other Essentials	
5.3 Prelim	iinary Essentials	5-3
5.3.1	mach64 Detection	
5.3.2	Hardware Query	5-3
5.3.3	Save/Restore Old Video Mode Information	5-3
5.3.4	Open Mode	5-3

5.3.5	Initializing The Engine	5-3
Openin	g and Closing a Mode	5-4
5.4.1	Opening	5-4
5.4.2	Reading from the Palette	5-6
5.4.3	Writing to the Palette	5-6
Initializ	ing the Engine	5-7
5.5.1	Setup Standard Engine Context	5-7
5.5.2	InitEngine Example	5-9
	Openin 5.4.1 5.4.2 5.4.3 Initializ 5.5.1	<ul> <li>5.3.5 Initializing The Engine</li></ul>

## Chapter 6: Engine Operations

6.1	Introdu	ction	6-1
6.2	Backgr	ound Information	6-1
	6.2.1	Details About the Registers	6-1
	6.2.2	Logical Pixel Data Path	6-2
	6.2.3	Trajectories	6-10
	6.2.4	Side Effects Of Trajectories	6-19
	6.2.5	Source And Destination Alignment	6-20
	6.2.6	Source and Destination Mixing Logic	6-22
	6.2.7	Remarks On Pixel Depth	6-23
6.3	Draw C	Dperations	6-24
6.3	Draw C 6.3.1	Dperations Color Source	
6.3			6-24
6.3	6.3.1	Color Source	6-24 6-31
6.3	6.3.1 6.3.2	Color Source Standard BitBlt Source	6-24 6-31 6-35
	6.3.1 6.3.2 6.3.3 6.3.4	Color Source Standard BitBlt Source Specialized BitBlt Source	6-24 6-31 6-35 6-38
	6.3.1 6.3.2 6.3.3 6.3.4	Color Source Standard BitBlt Source Specialized BitBlt Source Pattern Source	6-24 6-31 6-35 6-38 6-40
	<ul><li>6.3.1</li><li>6.3.2</li><li>6.3.3</li><li>6.3.4</li><li>Miscell</li></ul>	Color Source Standard BitBlt Source Specialized BitBlt Source Pattern Source laneous Operations	6-24 6-31 6-35 6-38 6-40 6-40

## Chapter 7: Advanced Topics

7.1	Introdu	ction	7-1
7.2	Polygo	ns	7-1
7.3	Scrollin	ng and Panning	7-5
7.4		ynchronization and Animation	
		Double Buffering (Memory) Double Buffering (Palette)	
		Single Buffering (Synchronized)	

	7.4.4	Single Buffering (Delta Framing)	7-7
7.5	Manual	Mode Switching And Custom CRT Modes	
	7.5.1	Manual Mode Switching	
	7.5.2	Designing A Custom CRT Mode	7-9
7.6	Interrup	ots	7-13
		een Memory Management	
		ime Initialization	
7.9	Perform	nance Issues	7-20
7.9	Perform 7.9.1	nance Issues Redundancy	
7.9		Redundancy	7-20
7.9	7.9.1	Redundancy Draw Speed	7-20 7-20
7.9	7.9.1 7.9.2	Redundancy Draw Speed Concurrency	
7.9	7.9.1 7.9.2 7.9.3	Redundancy Draw Speed	
7.9	7.9.1 7.9.2 7.9.3 7.9.4	Redundancy Draw Speed Concurrency Efficiency	7-20 7-20 7-21 7-21 7-21
7.9	7.9.1 7.9.2 7.9.3 7.9.4 7.9.5	Redundancy Draw Speed Concurrency Efficiency Expansion Buses	7-20 7-20 7-21 7-21 7-21 7-22

# Chapter 8: mach64VT/GT Specific Features

8.1	Introdu	ction	8-1
8.2	Summa	ry of Additional Features	8-1
8.3	mach64	VT/GT Register Access	8-2
	8.3.1	Memory Map	8-2
	8.3.2	Determining Register Address	8-3
	8.3.3	Enabling Register Block 1	8-4
8.4	Hardwa	are Overlay/Scaler	8-4
	8.4.1	Overlay	
	8.4.2	Scaler	
	8.4.3	Color Keyer	8-6
	8.4.4	Color Interpolator/ Alpha Blender	8-6
	8.4.5	Color Space Converter	8-7
8.5	Packed	Pixel Modes	8-8
8.6	Planar I	Pixel Modes	8-8
8.7	Unpack	er / Dynamic Range Corrector	8-10
8.8	Overlay	/ Programming	8-11
	8.8.1	Overlay Scaling	
	8.8.2	UV Interpolation	
8.9	Front E	nd Scaler Programming	8-13

<ul><li>8.9.1 Front End Scaler Operation</li><li>8.9.2 Performing a Blt Using the Front End Scaler</li></ul>	
8.10 Bus Master Programming	8-15
8.10.1 Bus Master Operation	8-15
8.10.2 Creating a Descriptor Table	8-15
8.10.3 Setting up a System Bus Master Transfer	8-17
8.10.4 Setting up a GUI Master Operation	8-17

# Appendix A: Video BIOS Functions Specification

A.1 Calculating ROM Base Address
A.2 Function Calls
A.3 Compatibility
A.4 Function 00h – Load Coprocessor CRTC Parameters
A.5 Function 01h – Set Display Mode
A.6 Function 02h - Load Coprocessor CRTC Parameters and Set Display ModeA-3
A.7 Function 03h – Read EEPROM Data
A.8 Function 04h – Write EEPROM Data
A.9 Function 05h – Memory Aperture Service
A.10 Function 06h – Short Query Function
A.11 Function 07h – Return Graphics Hardware Capability List
A.12 Function 08h – Return Query Device Data Structure in Bytes
A.13 Function 09h – Query Device
A.14 Function 0Ah – Return Clock Chip Frequency TableA-8
A.15 Function 0Bh – Program a Specified Clock EntryA-8
A.16 Function 0Ch – DPMS Service, Set DPMS Mode
A.17 Function 0Dh – Return Current DPMS State in LCA-9
A.18 Function 0Eh – Set Graphics Controller Power Management State
A.19 Function 0Fh – Return Current Graphics Controller Power Management StateA-9
A.20 Function 10h – Set the DAC to Different StatesA-10
A.21 Function 11h – Return External Storage Device InformationA-10
A.22 Function 12h – Short Query
A.23 Function 13h – Display Data Channel Support (DDC)A-11
A.24 Function 14h – Save and Restore Graphics Controller StatesA-14
A.25 Function 15h – Refresh Rate Support

A 26 Europian 16h Video Easture Support	A 17
A.26 Function 16h – Video Feature Support	A-1/
A.27 Function 17h – Enable / Disable Video Input Capture Mode	
and Return Video Capture Capability	A-21
A.28 Function 18h – Reserved for UMA	A-27
A.29 Function 19h – TVOut Hooks (not supported in LT PRO)	A-27
A.30 Query Structure	A-28
A.31 Mode Table Structure	A-32
A.32 EEPROM Data Structure	A-34
A.33 CRT Parameter	A-37
A.34 Scratch Registers	A-38
A.35 ROM Header	A-40
A.35.1 TVOut Information	A-41
A.35.2 Hardware Information Table	A-42
A.35.3 Multiple TV Standard Feature	A-44
A.35.4 BIOS Driver Information Table	A-44
A.35.5 Panel EDID Override Table	A-45

# Appendix B: 3D RAGE LT PRO and RAGE Mobility Specific Functions

B.1 IntroductionB-1
B.2 Function CallsB-1
B.3 Extended ROM Services
B.4 Function 80h - Return Panel Type and Controller Supported InformationB-2
B.5 Function 81h - Return Panel Identity InformationB-12
B.6 Function 82h – VESA BIOS Extensions / Flat Panel Functions
B.7 Function 83h – LCD / Monitor / TV DetectionB-20
B.8 Function 84h – Return / Select Active DisplayB-21
B.9 Function 85h – Return / Select Power Management ModeB-22
B.10 Function 86h – In and Out Of Suspend State (not supported in LT PRO and Mobility)B-23
B.11 Function 87h – Return / Select Refresh Rate
B.12 Function 88h – Return / Select Dithering
B.13 Function 89h – Return / Select Cursor Blink Rate
B.14 Function 8Ah – Hardware ICON SupportB-26
B.15 Function 8Bh – Set CMOS InformationB-30
B.16 Function 8Ch – Return / Select 475 Lines VGA ModeB-31

B.17 Function 8Dh – Return Current Display Information	B-32
B.18 Function 8Eh - LCD Display Data Channel Support (DDC)	B-33
B.19 Function 8Fh – Get / Set Video BIOS Information	B-34
B.20 Function 04Exxh – System BIOS Int 15h	B-35

## Appendix C: RAGE XL Specific Functions

C.1 IntroductionC-1
C.2 Function CallsC-1
C.3 Function 80h - Return Panel Type and Controller SupportedInformation (not supported in RAGE XL)
C.4 Function 81h - Return Panel Identity Information (not supported in RAGE XL)C-2
C.5 Function 82h – VESA BIOS Extensions / Flat Panel Functions (not supported in RAGE XL)
C.6 Function 4F11h – VESA VBE / Flat Panel BIOSC-2
C.7 Function 83h – LCD / Monitor / TV DetectionC-4
C.8 Function 84h – Return / Select Active DisplayC-5
C.9 Function 85h – Return / Select Power Management ModeC-6
C.10 Function 87h – Return / Select Refresh RateC-8
C.11 Function 88h – Return / Select DitheringC-9
C.12 Function 89h – Return / Select Cursor Blink RateC-10
C.13 Function 8Ah – Hardware ICON Support (not supported in RAGE XL)C-11
C.14 Function 8Dh – Return Current Display InformationC-11
C.15 Function 8Eh - LCD Display Data Channel Support (DDC)C-11
C.16 Function 04Exxh – System BIOS Int 15h (not supported in RAGE XL)C-13

## Appendix D: TVOut Specific Functions

D.1 Introduction	D-1
D.2 Function 70h – Return / Select TVOut Configuration	D-1
D.3 Function 71h – Return TV Standard	D-3
D.4 Function 72h – Re-initialize Digital Signal Processor	D-4

D.5 Function 73h – Return / Select TVOut Auto-Display Switch	D-4
D.6 Function 74h – Return TVOut Aligner Information For Slow Aligner Algorithm	D-4
D.7 Function 75h – Return TVOut Aligner Group	D-5
D.8 Function 76h – Return TVOut Aligner Information For Fast Aligner Algorithm	D-6

# Appendix E: CRTC Parameters

E.1 Introduction	E-1
E.2 CRTC Parameters for 640x480	E-1
E.3 CRTC Parameters for 800x600	E-4
E.4 CRTC Parameters for 1024x768	E-8
E.5 CRTC Parameters for 1152x864	E-11
E.6 CRTC Parameters for 1280x1024	E-14
E.7 CRTC Parameters for 1600x1200	E-17

# Appendix F: Parameter Table Format

F.1 Table Description
F.2 Spare Bits in Parameter Table

# Appendix G: Pixel Clock Tables

G.1 ATI-18811-1 Clock Chip	G-	1
----------------------------	----	---

# Appendix H: Scratch Registers

H.1 Scratch Registers and Their ContentsH-1
---

# Appendix I: ROM Header

I.1 ROM HeaderI-1
-------------------

# Appendix J: Programming PLL Registers in mach64 CT Family

J.2	PLL Registers	J-1
J.3	Clock Sources	J-4
J.4	External Clock Support	J-4
J.5	Frequency Limits	.J-5
J.6	Frequency Synthesis Description	.J-5
J.7	Duty Cycle Control	J-8
J.8	PLL Gain Settings	J-8

# Appendix K: Display Register Setting Calculations

K.1	Display Register Setting	Calculations	<b>K-</b> 1	1
-----	--------------------------	--------------	-------------	---

## Appendix L: Bibliography



# 1.1 Introduction

This manual is a guide to understanding and programming the *mach64* accelerator. The *mach64* accelerator is a fixed-function, 2D graphics accelerator. It is function-compatible, but not register-compatible, with its predecessor – the *mach32* accelerator. It is not register compatible, yet it is function compatible, with *mach32*.

Those seeking a general understanding of the features and functions of the *mach64* only need to read *Chapter 2: Using the mach64*. Very specific examples and techniques are described in following chapters - *Chapter 3: Getting Started; Chapter 4: Linear Aperture; Chapter 5: Engine Initialization; Chapter 6: Engine Operations; Chapter 7: Advanced Topics* and *Chapter 8: mach64TV/GT Specific Features.* 

The scope of this programmer's guide includes the *mach64* VT and GT (3D RAGE, RAGE PRO and its derivatives which include the LT-PRO, RAGE XL and RAGE MOBILITY) accelerator chips. Those wishing to obtain programming information on earlier *mach64* variants (GX and CT) should obtain the older version of the *mach64* Programmer's Guide (contact ATI Developer Relations).

# 1.2 Brief History of ATI Graphics Products

To understand how the mach64 relates to earlier ATI chips for compatibility, a short discussion of these earlier chips is necessary.

Although ATI did manufacture graphics boards prior to the introduction of the Video Graphics Array (VGA) by IBM in 1987, they will not be covered in the following discussion.

#### **1.2.1 VGAWONDER**

The VGAWONDER family (ATI18800 and ATI28800) were non-accelerated chips that fully implemented the IBM VGA standard. In addition, they also supported SuperVGA graphics modes of up to 1024x768 at 8bpp or 640x480 at 24bpp, depending on chip revision and amount of memory. These additional modes were supported with ATI-specific extended VGA registers.

VGAWONDER-based boards only came in ISA bus versions as it predates most of the extended bus architectures.

### 1.2.2 mach8

The *mach8* (ATI38800) was ATI's first true Graphics Accelerator, providing hardware assisted drawing capabilities for 2D primitives like lines, rectangles and polygons. It was register compatible with the IBM 8514/A Display Adapter. Thus any applications or drivers that supported the 8514/A would run on a *mach8* without any modification. The *mach8* also extended on the 8514/A specification.

The *mach8* did not have any VGA compatibility so a separate VGA controller was required for standard text and VGA modes. Some *mach8* boards, like the GRAPHICS VANTAGE and GRAPHICS ULTRA included a VGAWONDER controller on the same board as the *mach8* to provide this VGA support. The VGA controller had its own memory, completely separate from the *mach8* accelerator's memory.

mach8-based boards were produced in both ISA and Microchannel versions.

#### 1.2.3 mach32

The *mach32* chip (ATI68800) is the immediate predecessor to the current *mach64* family. The *mach32* was register compatible with both the IBM 8514/A and the *mach8*. The *mach32* also contained a VGA controller on the chip that was compatible with the VGAWONDER so a separate VGA controller was not needed. The memory on the *mach32* board was shared between the VGA controller and the *mach32* accelerator.

The *mach32* improved upon the *mach8* by providing a linear aperture to allow fast image data transfer by mapping the video memory to the system memory address space. Later revisions of the *mach32* also were able to memory map the *mach32* registers to overcome the performance penalty incurred in going through I/O port-mapped registers. Finally, the *mach32* contained a hardware cursor.

*mach32*-based boards were produced in five bus types: ISA, EISA, VESA Local Bus, Microchannel, and PCI.

## 1.2.4 mach64

The *mach64* represented a departure from the *mach32* in that it was no longer register compatible with previous ATI graphics accelerators or the 8514/A. (VGA register compatibility was retained, however.) This departure was necessary to resolve some design limitations that were a legacy of the older generation chips. Fortunately, almost all the functionality that was in the *mach32* was preserved in the *mach64* design, and some useful additions and enhancements were incorporated.

As indicated on the table below, the *mach64* can be divided into two major types, the GX family and the CT family. While applications that use the *mach64* should run on both types with little or no modification, there are some important differences between the two

families that are highlighted in the following sections.

Boards based on mach64 are produced in ISA, VESA Local Bus and PCI bus versions.

mach64 Feature Set Variations									
	mach64GX Family				mach64CT Family				
Feature	GX-C/ D	GX-E*	GX-F	сх	СТ	VT	GT (RAGE I, RAGE II, II+, IIC, RAGE PRO)	LB/GM (RAGE LT- PRO, RAGE XL)	LM (RAGE MOBILI TY M/P/M1 )
Relocatable I/O (PCI only)†			<b>√</b> †		<b>√</b> †	~		$\checkmark$	
Maximum Memory	8MB	8MB	8MB	4MB	4MB	4MB	8/16 MB		
Minimum Memory	512KB	1MB	1MB	512KB	1MB	1MB	IB 1MB		
Standard Linear Aperture (little endian)	✓	✓	~	~	~	~	✓		
Extended Linear Aperture (big endian)		√	$\checkmark$		$\checkmark$	~		$\checkmark$	
Linear Aperture Boundary	8MB <sup>‡</sup>	16MB	16MB	8MB	16MB	16MB		16MB	
ATI SVGA Extended Register Set	~	~	~	~					
Supported bus types	ISA, VLB, PCI	PCI	ISA, VLB, PCI	ISA, VLB, PCI	PCI	PCI	PCI, AGP		

Table 1-1 mach64 Product Families

Revision E was a short-lived version that was only used in Apple Power Macintosh-based boards.
 †Relocatable I/O requires a hardware strap to be enabled. If the feature is enabled, the standard I/O base addresses do not apply.

‡ A 4MB boundary is possible if the linear aperture size is set to 4MB.

 $\Delta$  16 MB maximum on 3D RAGE PRO chips only.

C/DRevisions C and D.

#### 1.2.4.1 mach64GX Family

The *mach64*GX Family encompasses the *mach64*GX (ATI888GX00) and *mach64*CX (ATI888CX00) variants. The major distinguishing characteristics of this family are:

- Uses an external DAC
- Uses an external clock synthesizer

- Support for VRAM
- VGA controller is ATI VGAWONDER compatible
- VGA controller is independently programmable from the accelerator controller

From a very rough architectural perspective, the *mach64*GX family more resembles the *mach32* than it does the *mach64*CT family. However, from a functionality and register level perspective, the *mach64*GX is almost identical to the *mach64*CT.

# 1.3 mach64CT Family

The *mach64*CT Family encompasses the *mach64*CT (ATI264CT), *mach64*VT (ATI264VT) and *mach64*GT (3D RAGE) variants. The major distinguishing characteristics of this family are:

- Integrated DAC
- Integrated clock synthesizer
- No VRAM support
- VGA controller is "pure" VGA, not VGAWONDER compatible
- VGA controller is not independently programmable from the accelerator controller

#### 1.3.1 mach64VT

The *mach64*VT family of chips is built upon the previously mentioned CT. They have the same feature set as the CT, plus some additional video features such as:

- back end hardware overlay
- back end hardware scaler

## 1.3.2 mach64GT (3D RAGE, RAGE II, II+, IIC, RAGE PRO)

The *mach64*GT (commonly known as the 3D RAGE) introduces hardware support for 3D operations. While low level 3D operations are not discussed in this guide, we do demonstrate the usage of front and end scaler, which is part of the 3D pipeline. The 3D RAGE includes all *mach64*VT features with the addition of:

- hardware 3D acceleration
- improved video filtering
- integrates motion compensation (RAGE PRO only)

#### 1.3.3 mach64LB (RAGE LT-PRO)

The mach64LB (commonly known as the RAGE LT-PRO) provides the mach64GT core hardware support for 3D operations. The RAGE LT-PRO includes all mach64GT features with the addition of:

- integrates TV-Encoder, LVDS, and Dual CRT Controllers
- low graphics subsystem power

## 1.3.4 mach64GM (RAGE XL)

The mach64GM (commonly known as the RAGE XL) provides the mach64GT core hardware support for 3D operations. The RAGE XL includes all mach64GT features with the addition of:

- integrated TMDS for flat panels
- integrates motion compensation

## 1.3.5 mach64LM (RAGE MOBILITY M/P/ M1)

The mach64LM (commonly known as the RAGE MOBILITY) provides the mach64GT core hardware support for 3D operations. The RAGE MOBILITY includes all mach64GT features with the addition of:

- very low graphics subsystem power
- integrates TV-Encoder, LVDS, and Dual CRT Controllers
- TMDS LCD Panel Support
- hardware DVD decode via integrated iDCT

# **1.4 Features**

#### 1.4.1 mach64 Major Features

- Full draw capability at 1, 4, 8, 15, 16, and 32 bits per pixel color resolutions. Hardware-assisted draw functions are available for packed 24 bits per pixel draw modes.
- Standard spatial resolution of 640x480, 800x600, 1024x768, and 1280x1024. Other resolutions with pixel clocks of up to 220 MHz can be supported, limited only by the DAC, memory size, and memory bandwidth.
- Full read/writable memory-mapped registers.
- Up to 8MB of memory (16 for 3D RAGE PRO).
- 32x32 command FIFO.
- Four-color (two fixed colors, complement, and transparent) hardware cursor of size up to 64x64.
- Overscan.
- Linear frame buffer is locatable on 16MB boundaries anywhere in a 4GB system memory address space.
- Paged frame buffer with two 32KB pages (independent read and write pages), pagable on 32KB boundaries anywhere in the 8MB video memory address space.
- Draw functions include rectangle fill, line draw, bitblt, polygon boundary lines, and polygon fill.
- Generalized 2D patterns with rotation.
- A linear memory mode for efficient memory management.
- Efficient monochrome expansion.
- Bit masking and scissoring capabilities.
- Seventeen-function ALU for full suite of logical ROPs.
- Source compare logic suitable for transparent blits.
- Destination compare logic suitable for alpha channel mixing.
- Scrolling and panning on a virtual desktop.
- Big endian support (*mach64*GX-E/F, *mach64*CT Family).
- EEPROM hardware support for non-volatile storage. (Certain controllers are EEPROM-less.)
- Four-level hardware Display Power Management System (DPMS) mode support.

- DAC power-down support.
- Diagnostic test modes.

## 1.4.2 Functional Enhancements Relative To mach32

- Full draw capability in 1 bpp and 32 bpp modes, and hardware assist in packed 24 bpp mode has been added.
- Full 32-bit registers. Some register pairs may be written in a single 32-bit write.
- Device coordinates have been expanded from -4096 to +4095 in the X direction, and from -16384 to +16383 in the Y direction.
- Bresenham parameters have been expanded from 12 bits to 18 bits.
- Packed monochrome expansion.
- The paged frame buffer is now pagable on 32KB boundaries instead of 64KB.
- The source trajectory types, strictly-linear, general-pattern, and general-pattern-with-rotation, have been added.
- Source compare.
- Four-level hardware Display Power Management System (DPMS) mode support.
- DAC power-down support.
- Diagnostic test modes.

## 1.4.3 Deletions Relative To mach32

- Point-to-point line draw.
- Line clip exception handling.
- VNIB and VPIX type rectangles.
- Short-stroke vectors.
- Scan line draw.
- Four compare functions.
- Bounds accumulators.
- CRTC shadow sets.
- Host reads; screen-to-host transfers can still be accomplished by aperture reads.
- Degree mode lines; Bresenham lines are still supported.

All the deleted functions listed above are redundant and may still be accomplished by other means.

#### 1.4.4 Functional Differences From *mach32*

- Monochrome blits are now packed instead of sparse.
- Host writes are packed to 32 bits. The 1 bpp and 4 bpp modes may be optionally aligned to a byte.
- Pixel consumption order from the host data register is only programmable in 1 bpp and 4 bpp modes.
- Polygon fills are always inclusive on both edges and optionally right edge exclusive on the mach64CT.
- Polygons derive their boundary data from an implicit polygon source instead of an explicit monochrome source.
- Rectangular trajectories are specified in width and height instead of start and end.
- The ALU carry chain mask is set explicitly instead of implicitly from the pixel depth.
- Line drawing options do not affect rectangular trajectories and rectangle options do not affect line drawing trajectories.
- Destination side effects (tiling) are now programmable.
- Source pointer always returns to the original SRC\_X, SRC\_Y position after draw completion.
- Pixel depths, pitches and offsets are independently specified for CRTC, source, destination, and host.
- Bresenham parameters have been expanded from 12 bits to 18 bits.

## **1.5** Overview of the Manual

#### 1.5.1 Chapter-By-Chapter Summary

*Chapters 1* to 7 cover the general functionality that is available in all variants of the *mach64*. In *Chapter 8*, the specific details of each particular variant will be covered in depth.

*Chapter 2* provides details of the features and basic programming model of the *mach64*.

*Chapter 3* demonstrates the fundamental steps that are necessary to use the *mach64* in accelerator mode. Issues such as card detection and setting a display mode are covered here. Programming considerations are also discussed.

*Chapter 4* covers the usage of the linear aperture, which provides immediate benefit to programs as they no longer have to deal with bank switching and the 64KB page limit.

*Chapter 5* goes into issues covering the accelerator engine itself, such as the command FIFO queue and engine initialization.

*Chapter 6* discusses general engine operation, and provides numerous examples of standard engine operations.

*Chapter 7* contains some advanced topics that highlight some of the special features and capabilities of the *mach64*.

*Chapter 8* covers some other advanced topics specific to the VT and 3D RAGE, including use of the hardware overlay/scaler, the front end scaler of the 3D RAGE, and the bus mastering capabilities of the 3D RAGE PRO

### 1.5.2 Notations And Conventions Used In This Manual

Mnemonics are used throughout this manual in place of hardware register names. The naming conventions for registers and/or bit fields within a register are as follows:

- Register\_Mnemonic
- Register\_Mnemonic[Bit\_Numbers]
- Field\_Name@Register\_Mnemonic

The following example is the mnemonic for the Configuration Chip ID register:

#### CONFIG\_CHIP\_ID

Continuing the above example, the Product Type Code field within the above register occupies bit positions 0 through 15. The examples below describe this field in two ways:

CONFIG\_CHIP\_ID[15:0]

CONFIG\_CHIP\_TYPE@CONFIG\_CHIP\_ID

The second convention will be the preferred one, with the first convention used mostly for describing unnamed fields.

Hexadecimal numbers will either be prefixed with "0x" (C-style) or appended with "h" (Intel assembly-style). Binary numbers will be appended with "b". All other numbers are in decimal.

Sample code and functions will be typeset in a **courier** font.

Sample Code Example

```
// Sample Function
void Sample_function (void)
{
    printf ("This is a sample function\n");
} // Sample_function.
```

This page intentionally left blank.

# **Chapter 2** Using the mach64

# 2.1 Introduction

This chapter discusses the functionality of the *mach64*. The capabilities and features of the *mach64* are also summarized.

# 2.2 Intel Based Architecture

This section focuses on the features and services that are available on systems that have Intel and Intel-compatible CPUs as well as those systems that can emulate Intel CPUs.

## 2.2.1 Memory Map

The *mach64* requires a memory aperture so that an application can access the frame buffer and the memory mapped registers. Normally, this aperture is located somewhere within the 4GB address space where it does not conflict with system (host) memory. Further, this aperture must be located on a 4MB, an 8MB, or a 16MB boundary, depending upon the particular *mach64* chip and configuration. The following diagram illustrates a typical memory organization for a *mach64* board with 4MB of display memory installed on system with 16MB of main memory:



# Typical Organization Of *mach64* Aperture Within Host Address Space (PC-compatible)

Aperture Base address can be located anywhere in the shaded region and is aligned to a multiple of 16 MB

#### Figure 2-1. Aperture Within Host Address Space (PC-compatible)

#### 2.2.2 BIOS Services

The BIOS Services provide a straightforward way of setting up and using the *mach64*. The BIOS Services also provide a way of querying the *mach64* hardware in order to determine its capabilities.

VGA modes are initialized with the standard INT 10h interface as described in the *mach64 Register Reference Guide*. For further information on using standard VGA BIOS Services, see *Programmer's Guide to the EGA, VGA, and Super VGA Cards*, by Richard Ferraro.

For accelerator BIOS services, either INT 10h (AH=A0h) or a far call to the ROM can be used. The key services that are provided include loading and setting a display mode, and the BIOS query functions. See *Appendix A*, *BIOS Services* for a complete definition of all accelerator BIOS services.

## 2.2.3 Registers

All of the *mach64* accelerator engine functions are performed through the use of the registers. There are 6 classes of registers that are available:

- VGA Registers are completely segregated from the accelerator registers. Their functions are mutually exclusive. They are addressed at I/O ports 3B0h-3BFh, 3C0h-3CFh, and 3D0h-3DFh. These are the registers that are provided for compatibility with the IBM VGA Display Adapter. Note that the ATI VGA extended registers at 1CEh-1CFh are only available on the *mach64*GX family in standard (non-relocatable) I/O mode. (*See mach64 Register Reference Guide for more details.*)
- Setup and Control Registers are usually initialized only once during boot time and are used for basic configuration of the *mach64* hardware and to report back hardware capabilities. The *mach64* diagnostic registers are also included in this category.
- Accelerator CRTC and DAC registers are used to program the resolution, refresh rate, and pixel depth of the display mode, and to provide hardware cursor services.
- **Draw Engine Control Registers** are used for manipulating *mach64* draw engine in terms of general data path setup and control.
- **Draw Engine Trajectory Control Registers** are used to set up and control specific engine drawing operations.
- Host Bus Dependent Registers are used for bus-specific information.

Registers must be accessed in order to be useful to the programmer. Most registers are memory mapped. Others are I/O mapped. Some are both. In general, the VGA registers are I/O mapped only, the *mach64* Draw Engine registers are memory mapped only, and the rest of the registers are both I/O and memory mapped. See *mach64 Register Reference Guide* for specifics and exceptions. The following sections demonstrate how to access these registers.

#### 2.2.3.2 Memory Mapping

All registers not associated with the draw engine are I/O mapped, and all have memory mapped register aliases (except for CONFIG\_CNTL on *mach64*GX-C/D). All registers are 32 bits wide, except for DAC\_REGS, which are 4x8 bit registers. All draw engine registers are memory mapped with DWORD offsets greater than or equal to 40h.

- If the small apertures are enabled, the memory mapped registers may be accessed through a 1KB area at a segment:offset of B000h:FC00h.
- If the big aperture is enabled, the memory mapped registers occupy the address space located at the base address of the aperture, plus an offset of 3FFC00h for a 4MB aperture, or 7FFC00h for an 8MB aperture configuration. A method of accessing extended memory is required to access the registers at this location.

On the *mach64*GX family, memory mapped registers may be read from and written to in 8-bit, 16-bit and 32-bit quantities.

On the *mach64*CT family, writes to the memory mapped registers must be performed in one 32-bit write. The memory mapped registers on the *mach64*CT family may be read in the same manner as on the *mach64*GX family.

Referring to the *mach64 Register Reference Guide*, the **DWORD Offset** or **Memory Map** (**MM**) **select** is given to describe the register's address. If access through the small apertures is desired, the physical address can be determined by the following equation:

physical memory address = (MM select << 2) + B000h:FC00h For example, if the **MM select** = 21h (SCRATCH\_REG1), the physical address would be B000h:FC84h.

If the big aperture is enabled, the equation becomes:

#### 

where **memmap offset** is either 3FFC00h or 7FFC00h. Using the example above, if the aperture base address is A0000000h, the aperture size is 8MB (offset 7FFC00h) and the **MM select** = 21h (SCRATCH\_REG1), the physical memory address would be A07FFC84h.

For some registers, it is necessary to access individual bytes within the 32-bit register (such as DAC\_REGS). The **MM select** must be converted to a byte offset before adding the individual byte offset (0, 1, 2, or 3). For example, to access the DAC\_MASK byte of DAC\_REGS through the small aperture the equation is:

byte offset = MM select << 2 = 30h << 2 = 00C0h (DAC\_REGS) individual byte offset = 2 (DAC\_MASK byte) physical memory address = byte offset + individual byte offset + B000h:FC00h = 00C0h + 2 + B000h:FC00h = B000h:FCC2h

For the big aperture, the equation is:

```
byte offset = MMselect << 2 = 30h << 2 = C0h (DAC_REGS)
individual byte offset = 2 (DAC_MASK byte)</pre>
```

#### 2.2.3.3 I/O Mapping

Since the I/O base address may be different depending on the card configuration, it cannot be assumed to be a specific value. The easiest way to obtain the I/O base address is to call *mach64* BIOS function 12h (*see Appendix A, BIOS Services for more information*). The BIOS services can be called in two ways: FAR CALL or INT 10h (it is recommended that the INT 10h method be used).

This function also returns the I/O base address type -- standard or relocatable. If it is standard, the I/O base address will typically be 2ECh. If it is relocatable (only on PCI), the I/O base address can be any value within a 64KB I/O space. The value is decided by the system to insure that no conflicts exist and is in accord with the "plug and play" specification of a PCI system.

In order to use the FAR CALL method, the *mach64* ROM segment is required. The ROM segment for a *mach64* card with the VGA enabled is always at C000h and is normally 32KB in size. To access the BIOS services in the ROM, the offset must be set to 64h. If the VGA is disabled, the ROM segment is usually at C000h or C800h but can be located at other segments. A VGA disabled ROM size is 2KB to 8KB.

Referring to the *mach64 Register Reference Guide*, the **I/O select** is given to describe the register's address. The physical address can be determined by the following equation:

physical I/O address = (I/O select << 10) + I/O base address For example, if the I/O base address = 2ECh and the I/O select = 11h (SCRATCH\_REG1), the physical I/O address would be 46ECh.

If the relocatable feature is enabled (PCI only), the DWORD Offset or Memory Map (MM) select is used to describe the register's address. For this case, the equation becomes:

physical I/O address = (MM select << 2) + I/O base address Using the example above, if the I/O base address = E000h and the **MM select** = 21h (SCRATCH\_REG1), the physical I/O address would be E084h.

For some I/O registers, it is necessary to access individual bytes within the 32-bit register (such as DAC\_REGS). The **I/O select** or **MM select** must be converted to a byte offset before adding the individual byte offset (0, 1, 2, or 3).

For example, to access the DAC\_MASK byte of DAC\_REGS, the equation is:

```
byte offset = I/O select << 10 = 17h << 10 = 5C00h (DAC_REGS)
individual byte offset = 2 (DAC_MASK byte)
I/O base address = 2ECh
physical I/O address = byte offset + individual byte offset + I/O base
address
= 5C00h + 2 + 2ECh = 5EEEh
For relocatable I/O, the equation is:
byte offset = MMselect << 2 = 30h << 2 = C0h (DAC_REGS)
individual byte offset = 2 (DAC_MASK byte)
I/O base address = E000h
physical I/O address = E000h
physical I/O address = byte offset + individual byte offset +
I/O base address
= C0h + 2 + E000h = E0C2h
```

# 2.3 Non-Intel Based Architecture

This section will focus on the features and services that are available on systems that cannot fully emulate Intel CPUs (such as the Apple Power Macintosh).

Note that the *mach64*GX-C/D cannot be used in non-Intel environments. Also, non-Intel platforms must conform to the PCI specification. Thus this section is restricted to PCI versions of the *mach64*GX-E/F and the *mach64*CT family.

## 2.3.1 Memory Map

The *mach64* requires a memory aperture so that an application can access the frame buffer and the memory mapped registers. Normally, this aperture is located somewhere within the 4GB address space where it does not conflict with system (host) memory. Further, this aperture must be located on a 16MB boundary. The little endian aperture is located at offset 0MB of this aperture space, while the big endian aperture is located at offset 8MB The following diagram illustrates a typical memory organization for a *mach64* board with 4MB of display memory installed:



Typical Organization Of mach64 Aperture Within Host Address Space (non-Intel)

#### Figure 2-4. Aperture Within Host Address Space (non-Intel)

## 2.3.2 BIOS Services

BIOS Services are unavailable on non-Intel platforms. The BIOS is typically replaced with a ROM that conforms to the IEEE OpenBoot specification. Upon system powerup, the ROM will initialize the *mach64* board to a known state. The ROM image will disappear at the end of the boot process. All further access to the *mach64* must be done via the memory mapped registers. Setting modes, for example, must be done manually.

## 2.3.3 Registers

The VGA registers are normally not available, unless the non-Intel platform in question contains hardware support for an I/O address space that is distinct from Memory address space.

All registers are memory mapped and are 32 bits wide, except for DAC\_REGS, which are 4x8 bit registers.

• If the small apertures are enabled, the memory mapped registers may be accessed

Aperture Base address can be located anywhere in the shaded region and is aligned to a multiple of 16MB

through a 1KB area at a linear address 0x000BFC00.

• If the big aperture is enabled, the memory mapped registers occupy the address space located at the base address of the aperture, plus an offset of 0x003FFC00 for a 4MB aperture, or 0x007FFC00 for an 8MB aperture configuration. A method of accessing extended memory is required to access the registers at this location.

On the *mach64*GX family, memory mapped registers may be read from and written to in 8-bit, 16-bit and 32-bit quantities.

On the *mach64*CT family, writes to the memory mapped registers must be performed in one 32-bit write. The memory mapped registers on the *mach64*CT family may be read in the same manner as on the *mach64*GX family.

Referring to the *mach64 Register Reference Guide*, the **DWORD Offset** or **Memory Map** (**MM**) **select** is given to describe the register's address. If access through the small apertures is desired, the physical address can be determined by the following equation:

physical memory address = (MM select << 2) + 0x000BFC00For example, if the MM select = 0x21 (SCRATCH\_REG1), the physical address would be 0x000BFC84.

If the big aperture is enabled, the equation becomes:

#### 

where **memmap offset** is either 0x003FFC00 or 0x007FFC00. Using the example above, if the aperture base address is 0xA0000000, the aperture size is 8MB (offset 0x007FFC00) and the **MM select** = 0x21 (SCRATCH\_REG1), the physical memory address would be 0xA07FFC84.

For some registers, it is necessary to access individual bytes within the 32-bit register (such as DAC\_REGS). The **MM select** must be converted to a byte offset before adding the individual byte offset (0, 1, 2, or 3). For example, to access the DAC\_MASK byte of DAC\_REGS through the small aperture the equation is:

byte offset	= MM select << 2 = 0x30 << 2 = 0xC0 (DAC_REGS)
individual byte offset	= 2 (DAC_MASK byte)
physical memory address	<pre>= byte offset + individual byte offset + 0x000BFC00</pre>
	= 0xC0 + 2 + 0x000BFC00 = 0x000BFCC2

For the big aperture, the equation is:

byte offset	= MMselect << 2 = $0x30$ << 2 = $0xC0$ (DAC_REGS)
individual byte offset	= 2 (DAC_MASK byte)
aperture base	= 0xA0000000
memmap offset (8MB)	= 0x007FFC00
physical memory address	<pre>= byte offset + individual byte offset + aperture base + memmap offset</pre>
	= 0xC0 + 2 + 0xA0000000 + 0x007FFC00 = 0xA07FFCC2

I/O mapped registers may not be available on non-Intel platforms as this method of register access implicitly assumes Intel-style I/O port addressing capability. If I/O mapped registers are available, see section 2.2.3.3 for information on how to access these ports.

This page intentionally left blank.

# **Chapter 3** Getting Started

# 3.1 Introduction

This chapter discusses the basics of using the *mach64* and covers detection of the *mach64* and setting up a display mode.

# 3.2 Before you start

Before programming the *mach64* there are several issues that should be discussed as they will determine how the *mach64* will be used on the desired platform. These issues are discussed below.

## 3.2.1 Accelerator vs. VGA

The mach64 has two distinct operating modes:

#### • VGA mode

#### Accelerator mode

For more information on standard VGA programming, please refer to any of the texts that are mentioned in the Bibliography such as *Programmer's Guide to the EGA*, *VGA*, *and Super VGA Cards*, by Richard F. Ferraro.

Note that the *mach64* also supports the VESA VBE 1.2 programming interface. This interface was created by the Video Electronic Standards Association (VESA) to provide a standardized method for using SuperVGA display modes on non-accelerated hardware. Effectively, VBE 1.2 folded in VGA support for common high resolution modes such as 1024x768 with 256 colors. Contact VESA for further information on VBE.

The accelerator provides the ability to draw into screen memory concurrently with the operation of the host CPU. In accelerator mode, there are two ways of accessing the graphics memory:

#### Memory aperture

#### • Draw engine

The host application may read or write screen memory directly through a memory aperture (an **aperture** is an address space that maps directly to on-board memory).

Accesses through the aperture provide no acceleration, and the speed of these accesses is

generally bound by the speed of the host expansion bus.

The second way of accessing the memory is to use the draw engine to write to it. The draw engine can do two things:

- Rectangle fills
- Lines

These are known as **destination trajectories** (a **trajectory** defines a path through graphics memory which the draw engine reads or writes data). These trajectories may be filled with pixel data from various sources. If the source data comes from graphics memory, this is called a **bitblt** (or **blit**) and follows one of four different source trajectories.

A more detailed description of trajectories can be found in section 6.1.3: Trajectories.

### 3.2.2 Linear Aperture vs. VGA Aperture

Memory on the *mach64* may be directly accessed in one of three ways:

- Standard paged 64KB VGA aperture
- Small dual paged apertures
- Big aperture

Note that it is completely legitimate to have all three apertures simultaneously accessing framebuffer memory, but if the Big linear aperture is active there is typically no need to access memory through either the VGA or the small apertures.

#### 3.2.2.1 Standard Paged 64KB VGA Aperture

If the VGA is enabled and the *mach64* is in VGA mode, memory may be accessed through the **standard paged 64KB VGA aperture**. The segment base address of this aperture is either A000h or B000h depending on the video mode.

The *mach64*GX family also use this aperture to access the lower 1MB of memory in planar (16 color) SVGA modes. The ATI VGA extended registers are used to select the 64KB read or write page mapped to the aperture space. As the *mach64*CT family do not contain the VGA extended register set, the small dual paged apertures described in the next section are used to access video memory. Any memory writes via the VGA aperture are inhibited when the memory boundary is enabled.

For more information on how to page the 64KB aperture, see the *mach64 Register Reference Guide*.
#### **3.2.2.2 Small Dual Paged Apertures**

If the *mach64* is in an accelerator mode or a SVGA packed pixel mode, **two small 32KB apertures** may be enabled at segment base addresses A000h and A800h. The read and write pages are set independently on 32KB boundaries for each of the two apertures with the MEM\_VGA\_WP\_SEL and MEM\_VGA\_RP\_SEL registers. This aperture mode is a type of VGA aperture configuration that is not available in standard VGA modes. If the memory boundary is enabled, writes to these apertures are inhibited.

- These small apertures can access the full 8MB.
- These small apertures may be enabled only if the VGA is enabled on the chip; otherwise, a memory address conflict would exist between the accelerator and the existing VGA.

Some special initialization is required to enable the small apertures and the memory mapped registers in the VGA address space:

- The VGA must be put into packed pixel mode.
- The VGA must have a 128KB aperture enabled if both the small apertures and the memory mapped registers are addressed.
- The bit CFG\_MEM\_VGA\_AP\_EN@CONFIG\_CNTL must be set.

If access to the VGA memory mapped registers is not required, the setting of CFG\_MEM\_VGA\_AP\_EN@CONFIG\_CNTL is not necessary.

Because the small aperture page size is 32KB, programs which assume the page size to be 64KB need to double the page number within their page setting routine. When selecting the write page, for instance, the doubled page number must be written to MEM\_VGA\_WPS0@MEM\_VGA\_WP\_SEL to set the page number for the first 32KB aperture. This value plus one must then be written to MEM\_VGA\_WPS1@MEM\_VGA\_WP\_SEL to set the page number for the second 32KB aperture. A similar process may be used to set the read page in the MEM\_VGA\_RP\_SEL register. In this way, programs which assume a page size of 64KB can use the small apertures transparently.

The ATI VGA extended registers are used to change the display page in the *mach64*GX family. Because the *mach64*CT family does not include the VGA extended register set, they must use the small aperture to change the read or write page.

## 3.2.2.3 Big Aperture

If the *mach64* is in accelerator mode, a big linear aperture may be enabled to access the entire frame buffer. The size and location of the aperture depends on the *mach64* variant. For example, on the *mach64*GX-C/D, the aperture size may be set to 4MB or 8MB and require an 8MB boundary for the aperture location. The *mach64*GX-E/F and the

*mach64*CT family always require a 16MB boundary since enabling the big linear aperture also enables the 8MB big endian aperture (the big endian aperture starts at the standard linear aperture address plus 8MB). The *mach64*GX-E/F do allow 4MB or 8MB aperture sizing whereas the *mach64*CT family allows only an 8MB sized aperture. To produce code that works across all *mach64* variants, it is recommended that the aperture size be set to 8MB and located on a 16MB boundary.

The availability of this aperture is assured on all board configurations except ISA bus configurations. On an ISA system, the following two conditions must be met in order to use the big aperture:

- The aperture must fit within a 16MB address space.
- The aperture must not overlap host CPU memory.

An ISA system with greater than 12MB of host CPU memory cannot use a big aperture.

Given the restrictions imposed on using the linear aperture on ISA systems, it is recommended that the VGA dual paged aperture be used for ISA systems.

### 3.2.3 Protected Mode vs. Real Mode

Writing to and reading from the linear aperture can be done in several ways. Since the linear aperture is located in the "extended memory" space, a real mode application must use the extended memory services to access memory through the linear aperture. There are several services available:

- System BIOS INT 15h, function 87h.
- DOS Protected Mode Interface (DPMI).
- Virtual Control Program Interface (VCPI).

The last two points mentioned require protected mode memory managers that support these services. The first point mentioned will typically be available since it is supported by the system BIOS. This method is also the slowest and is not practical for performance applications. It should be noted that EMS (Expanded Memory Services) and XMS (eXtended Memory Services) are not practical for accessing graphics frame buffers.

If the application is in protected mode, the linear aperture can be accessed easily with virtually no overhead.

Before attempting to access the big aperture, the host application must enable it with BIOS services function 5 or by writing to the CONFIG\_CNTL register. (*See Appendix A, BIOS Services for more details.*)

# 3.3 mach64 Detection

There are several steps that are required in order to properly detect the *mach64*. Some of these steps may need to be performed differently on a non-Intel platform or if the BIOS is unavailable. The key steps to detection are:

- 1. Detect mach64 signatures.
- 2. Determining I/O base address.
- 3. Read/Write tests.
- 4. Determining specific *mach64* variant.

# 3.3.1 Card Detection

Find an ATI *mach64* ROM and its ROM segment by scanning through ROM segments C000h – FE00h, in 2KB steps. To match, the ROM ID, ATI product signature, and *mach64* product string must be found:

ROM ID = AA55h (PC compatibles) ATI product signature = "761295520" mach64 string2 = "MACH64" mach64 string1 = "GXCX" (older ROMs)

The ROM ID bytes will occur as the first two bytes in the segment. The ATI product signature will occur somewhere within the first 256 bytes of the segment and will identify the ROM as belonging to an ATI display adapter. One of the *mach64* strings will occur somewhere within the first 1024 bytes of the segment and will identify the ROM as belonging to a *mach64*-based product.

Only one the *mach64* strings will be present in a *mach64* ROM. Therefore, the ROM should be searched for string1 first. If it is not present, string2 should be searched for. If it is also not present, a *mach64* ROM is not present.

For non-Intel platforms, access to the PCI configuration space is required. Scan for a PCI card with a VendorID of 0x1002. This number is ATI's VendorID as registered with the PCI Special Interest Group, and all PCI-based products manufactured by ATI will have this VendorID. Once found, scan for the following DeviceID codes to identify a *mach64*:

mach64 PCI DeviceID Codes						
Variant	DeviceID					
mach64GX	0x4758					
mach64CX	0x4358					
mach64CT	0x4354					
mach64VT	0x5654					
mach64VTB	0x5655					
mach64VT4	0x5656					

#### Table 3-1 PCI DeviceID Codes

3D RAGE PCI DeviceID Codes					
Variant	DeviceID				
3D RAGE (GT)	0x4754				
3D RAGE II+ (GTB)	0x4755				
3D RAGE IIC (PQFP, AGP)	0x475A				
3D RAGE IIC (BGA, AGP)	0x4757				
3D RAGE IIC (PQFP, PCI)	0x4756				
3D RAGE PRO (BGA, AGP)	0x4742				
3D RAGE PRO (BGA, AGP, 1X ONLY)	0x4744				
3D RAGE PRO (BGA, PCI)	0x4749				
3D RAGE PRO (PQFP, PCI)	0x4750				
3D RAGE PRO (PQFP, limited 3D)	0x4751				
3D RAGE LT PRO (BGA, PCI)	0x4C49				
3D RAGE LT PRO (BGA, AGP)	0x4C42				
3D RAGE LT PRO	0x4C50				
3D RAGE LT	0x4C47				
RAGE XL (BGA, AGP)	0x474D				
RAGE MOBILITY (M1, M, P, AGP, PCI)	0x4C4D				

On all systems that support multiple *mach64* cards installed the above procedure should be repeated until all *mach64* images have been located.

#### 3.3.2 I/O Base

Call the ROM (BIOS service 12h) to find the I/O base address and type (standard/relocatable). The CX register should be preloaded with zero before calling this BIOS function. This insures that CX is zero on return for older ROMs.

Standard (also known as Fixed or Sparse) I/O is the only I/O type available on ISA and VLB *mach64* boards. The lower 10 bits of the I/O port address are fixed and set to 0x2EC and the upper 6 bits are used to index the various *mach64* registers. Relocatable (also known as Block) I/O is available on PCI *mach64* boards with the exception of the *mach64*GX-C/D. The I/O base can be anywhere within the 64KB I/O address space and will occupy 256 consecutive registers.

For non-Intel platforms, the Base Addresses section of the PCI configuration space will indicate what the I/O base address is.

#### 3.3.3 Read/Write Test

Perform a write/read test on SCRATCH\_REG1 (its contents must be saved and restored since they are used by the BIOS services). This is done by writing the 32-bit value 55555555 to SCRATCH\_REG1 and then reading it back. If the value is different, a *mach64* is not present. If the value is the same, repeat this test with AAAAAAAA. Ensure that the register's contents are restored.

## 3.3.4 CONFIG\_CHIP\_ID

Read the CONFIG\_CHIP\_ID register for additional information such as the chip type, class, and revision.

Additional configuration information can be obtained with a BIOS query call (functions 6, 7, 8, 9, and Ah). (See *Appendix A, BIOS Services* for more information.).

# 3.4 Mode Switching

It is highly recommended that all mode switching be done by a BIOS service function call rather than by manually setting the CRT controller (CRTC). The main reasons for doing this are:

- Simplicity.
- The characteristics of the non-volatile storage device that stores mode and monitor information may not be known. Without monitor information, the only mode guaranteed to work on all analog monitors is 640x480 at 60 Hz non-interlaced.
- CRTC compatibility with future devices is not guaranteed.

On *mach64*GX family, there are separate CRTCs for the VGA and accelerator. The CRTC parameters may be set independently. On *mach64*CT family, both the VGA and accelerator share the same CRTC and therefore they cannot be set independently. For all *mach64* chips, the BIOS can be used to switch between VGA and accelerator modes.

The following table lists the VESA VBE modes that may be available on the *mach64*. These modes are set with the standard VESA VBE set mode call (INT 10h, AX=4F02h, BX=*mode*). Consult the VBE specification for further details.

VESA VB	VESA VBE 1.2 Compatible Mode Support for mach64							
Mode number	Resolution	Pixel Depth	Memory Used					
10Dh	320x200	15	125KB					
10Eh	320x200	16	125KB					
10Fh	320x200	24	188KB					
100h	640x400	8	250KB					
101h	640x480	8	300KB					
103h	800x600	8	469KB					
105h	1024x768	8	768KB					
107h	1280x1024	8	1280KB					
110h	640x480	15	600KB					
111h	640x480	16	600KB					
112h	640x480	24	900KB					
113h	800x600	15	938KB					
114h	800x600	16	938KB					
115h	800x600	24	1407KB					
116h	1024x768	15	1536KB					
117h	1024x768	16	1536KB					
118h	1024x768	24	2304KB					
119h	1280x1024	15	2560KB					
11Ah	1280x1024	16	2560KB					
11Bh	1280x1024	24	3840KB					

#### Table 3-2 VESA Compatible Mode Support

The following table lists the modes that are available on the *mach64* when in accelerator mode. These modes are set through the *mach64* BIOS. See *Appendix A: BIOS Services* for details.

ma	mach64 Accelerator Modes						
Resolution	Pixel Depth	Memory Used					
640x480	8	300KB					
640x480	15/16	600KB					
640x480	24	900KB					
640x480	32	1200KB					
800x600	8	469KB					
800x600	15/16	938KB					
800x600	24	1407KB					
800x600	32	1875KB					
1024x768	8	768KB					
1024x768	15/16	1536KB					
1024x768	24	2304KB					
1024x768	32	3072KB					
1280x1024	8	1280KB					
1280x1024	15/16	2560KB					
1280x1024	24	3840KB					
1280x1024	32	5120KB					
1600x1200	8	1875KB					
1600x1200	15/16	3750KB					
1600x1200	24	5625KB					
1600x1200	32	7500KB					

#### Table 3-3 Accelerator Modes

Note that the availability of each mode depends upon the amount of memory and the type of DAC that is on board, and that not all modes may be available on all *mach64* boards.

#### 3.4.1 BIOS Interface

VGA modes are initialized with the standard INT 10h interface as described in the *mach64 VGA Register Guide*.

For accelerator BIOS services, either INT 10h (AH=A0h) or a far call to the ROM can be used. Since the ROM segment is determined during card detection, it will be available for

ROM calls. If the I/O base address is known, it can also be retrieved from SCRATCH\_REG1 using the following calculation:

segment = (SCRATCH\_REG1 & 0x7F) \* 0x80 + 0xC000

The offset used for the call is always 64h. See *Appendix A*, *BIOS Services* for a complete definition of all accelerator BIOS services. In particular, BIOS Service 02h (Load and Set Mode) is the main function that is called when setting a mode. The following example shows how to set an accelerator mode using both methods:

#### FAR CALL Method

; Data fo	or FAR C	ALL								
romAddr	ċ	lw	64h							
	ċ	lw	0c000h							
; Set a 10	24x768 8	8 bpp a	accelera	ato	r mo	de usi	.ng tl	ne FAR (	CALL met	hod.
mov	ax, 2		;	; BI	IOS	servi	ce 2	(load	and set	:
					I	node)				
mov	ch, 55h	ı	;	; re	eso]	ution	= 10	024x768	3	
mov	cl, 82h	ı	;	; pi	itcł	1 = X	reso	lution,	8 bpp	
mov	romAddr	c, 64h	;	; of	ffse	et of	ROM	call ad	ldress	
mov	romAddr	:+2, r	omseg ;	; se	egme	ent of	ROM	call a	ddress	
call	DWORD P	TR ro	mAddr ;	; Ca	all	BIOS	serv	ice		

#### INT 10h Method

; Set a 1	024x768 8 bpp accele	erator mode using the INT 10h method.
mov	ax, 0a002h	; BIOS service 2 (load and set
		mode)
		; note value of AH
mov	ch, 55h	; resolution = 1024x768
mov	cl, 82h	; pitch = X resolution, 8 bpp
int	10h	; call BIOS service

#### 3.4.2 Manual Mode Switching and Custom CRT Modes

Mode switching by manual means is not recommended. If for some reason this cannot be avoided, refer to *Chapter 7, Advanced Topics*.

# **Chapter 4** Linear Aperture

# 4.1 Introduction

This chapter discusses the use of the linear apertures on the *mach64*. The apertures provide a means to access all of framebuffer memory without resorting to bank switching.

The first and most obvious advantage of having a *mach64* Display Adapter is the ability to access the entire video memory as a linear frame buffer, regardless of the spatial resolution and pixel depth. The Linear Frame Buffer is accessed via the Linear Aperture or Big Aperture. Similar to the standard IBM VGA mode 13h, the Linear Frame Buffer allows the programmer access to all points on the display without the impediment of having to bank switch the standard 64KB VGA aperture. The *mach64* allows for either a 4MB or an 8MB aperture, which is ample for all supported modes.

The following sections will outline all of the required steps to implement usage of the Linear Frame Buffer.

# 4.2 Aperture Base Address

To use the linear aperture, the Base Linear Address and the size of the aperture must be determined. The BIOS Query Services 06h and 09h provide a method for obtaining aperture location and size. The Short Query Function call (06h) returns the aperture base address, in megabytes, in the BX register, and the size of the aperture in the lower nybble of AL. The Query Device call (09h) returns the entire Query Structure. The aperture base address is located at offset 10h and the size is located at offset 12h of the Query Structure.

For non-Intel environments, the aperture base address can be found through the PCI configuration space. Since the *mach64*GX-E/F and all members of the *mach64*CT family do not support 4MB apertures, it can be safely assumed that the aperture size is 8MB for these chips.

See next page for the example code.

Example code for Querying the BIOS for the Base Address and Limit

# 4.3 Convert Physical Address

After the base address has been obtained, it may be necessary to convert this address into a format that the operating system can use. For example, under a DPMI DOS Extender environment, the above physical address information must be converted into a linear address (or logical address). DPMI service 0800h (Physical Address Mapping) will perform this mapping. Continuing the above example we will have the following:

Example code for converting the address from physical to linear

regs.w.ax = 0x0800;	// DPMI Service 0800h:
	// Physical Addr Map
<pre>regs.w.bx = apertureBaseMB &lt;&lt; 4;</pre>	<pre>// Convert base address in</pre>
	// megabytes
regs.w.cx = 0x0000;	<pre>// into 32-bit address in</pre>
	// BX:CX
<pre>regs.w.si = apertureSizeMB &lt;&lt; 4;</pre>	<pre>// Convert size in megabytes</pre>
regs.w.di = 0x0000;	<pre>// into 32-bit value in SI:DI</pre>
<pre>int386 (0x31, &amp;regs, &amp;regs);</pre>	// Call DPMI

Other operating environments may have to manually create a protected mode selector with a selector base equal to the aperture base address and the selector limit equal to the aperture size.

# 4.4 Enable the Aperture

Once the aperture's location and size have been determined, the aperture should be enabled in order to use it. BIOS service 05h (Memory Aperture Service) provides a method for doing so.

#### Example code for enabling the aperture

# 4.5 Using the Linear Aperture

The organization of the linear aperture is similar to VGA mode 13h except that higher resolutions and greater pixel depths are possible. Bank switching is not necessary.

## 4.5.1 Memory Organization Of Pixels

The draw engine directly supports pixel depths of 1, 4, 8, 15, 16, and 32 bits per pixel. The only draw function supported in packed 24 bpp mode is rectangle fill. This mode is actually an 8 bpp mode with special rotations done to the DP\_FRGD\_CLR, DP\_BKGD\_CLR, DP\_WRT\_MASK, and 8x8x1 monochrome pattern registers.

The CRTC supports display pixel depths of 4 and 8 bpp pseudocolor, and 15, 16, 24, and 32 bpp direct color modes.

Note that the draw engine and CRTC must be configured with the same value of BYTE\_PIX\_ORDER if 4 bpp mode is selected (see DP\_PIX\_WIDTH and CRTC\_GEN\_CNTL in the *mach64 Register Reference Guide*).

Bit definitions of all pixel configurations are shown below in DWORD and BYTE representations (this is the "little endian" representation). The ordinal values represent the pixel ordering in memory for a left to right pixel trajectory beginning on a DWORD boundary, i.e. the ordinal value '1' represents the position in memory of the leftmost pixel in the DWORD.

1 BPP, BYTE_PIX_ORDER = 0, Draw Engine Only						
DWORD	19 1A 1B 1C 1D 1E 1F 20	11 12 13 14 15 16 17 18	9 A B C D E F 10	1 2 3 4 5 6 7 8		
BYTE	1 2 3 4 5 6 7 8	9 A B C D E F 10	11 12 13 14 15 16 17 18	19 1A 1B 1C 1D 1E 1F 20		

1 BPP, BYTE_PIX_ORDER = 1, Draw Engine Only						
DWORD	20 1F 1E 1D 1C 1B 1A 19	18 17 16 15 14 13 12 11	10 F E D C B A 9	8 7 6 5 4 3 2 1		
BYTE	8 7 6 5 4 3 2 1	10 F E D C B A 9	18 17 16 15 14 13 12 11	20 1F 1E 1D 1C 1B 1A 19		

4 BPP Pseudocolor, BYTE_PIX_ORDER = 0								
DWORD	7	8	5	6	3	4	1	2
BYTE	1	2	3	4	5	6	7	8

4 BPP Pseudocolor, BYTE_PIX_ORDER = 1								
DWORD	8	7	6	5	4	3	2	1
BYTE	2	1	4	3	6	5	8	7

8 BPP Pseudocolor							
DWORD	4	3	2	1			
BYTE	1	2	3	4			

15 BPP (aRGB 1555)							
DWORD	Pixel 2, aRRRR	RGGGGGBBBBB	Pixel 1, aRRRRRGGGGGBBBBB				
BYTE	P1 low, GGGBBBBBB P1 high, aRRRRGG		P2 low, GGGBBBBB	P2 high, aRRRRRGG			

16 BPP (RGB 565)							
DWORD	Pixel 2, RRRRR	GGGGGGBBBBB	Pixel 1, RRRRRGGGGGGBBBBBB				
BYTE	P1 low, GGGBBBBBB P1 high, RRRRGGG		P2 low, GGGBBBBB	P2 high, RRRRRGGG			

24 BPP, Display only									
	B2	R1	G1	B1					
DWORD	G3	B3	R2	G2					
	R4	G4	B4	R3					
	B1	G1	R1	B2					
BYTE	G2	R2	B3	G3					
	R3	B4	G4	R4					

32 BPP (RGBa 8888)								
DWORD	R	G	В	a				
BYTE	а	В	G	R				

Note that 4 bpp is generally not supported any more. It was useful in planar pixel mode and it allowed for 1280x1024 with only 1MB of RAM.

## 4.6 Complete Example of Using the Aperture

The following example is a full demonstration of aperture access.

#### **Example On Using The Aperture**

```
int apertureBaseMB, apertureSizeMB;
char *apertureLinearAddress;
// Assume that an accelerator mode (e.g. 640x480x8bpp) has
// been set up
// Call the BIOS to find the aperture
regs.h.ah = 0xA0;
                                 // mach64 BIOS call
regs.h.al = 0x06;
                                 // mach64 Service 06h: Short
                                  11
                                       Query
int386 (0x10, &regs, &regs); // Call the Video BIOS
apertureBaseMB = regs.w.bx;
                                        // Save base address
apertureSizeMB = (regs.h.al & 0x1F) * 4;// Save aperture size
// Convert address returned by BIOS to linear address
                                  // DPMI Service 0800h:
regs.w.ax = 0x0800;
                                  11
                                       Physical Addr Map
regs.w.bx = apertureBaseMB << 4; // Convert base address in
                                  11
                                       megabytes
regs.w.cx = 0x0000;
                                 // into 32-bit address in
                                  11
                                       BX:CX
regs.w.si = apertureSizeMB << 4; // Convert size in megabytes
                                  // into 32-bit value in SI:DI
regs.w.di = 0x0000;
int386 (0x31, &regs, &regs);
                                  // Call DPMI
```

RAGE PRO and Derivatives Programmer's Guide 4-5

```
// Linear Address is returned in BX:CX
apertureLinearAddress = (char *) ((regs.w.bx << 16L) +
                                  reqs.w.cx);
// Enable the aperture
regs.h.ah = 0xA0;
                                  // mach64 BIOS call
regs.h.al = 0x05;
                                  // mach64 Service 05h:
                                  11
                                       Aperture Service
regs.h.cl = 0x01;
                                  // CL[0] = 1: Enable Linear
                                  11
                                       Aperture
int386 (0x10, &regs, &regs);
                                  // Call the Video BIOS
// We can now directly access the aperture through
// apertureLinearAddress;
apertureLinearAddress[0] = 0xFF; // Change pixel in upper left
                                  11
                                       corner
```

# 4.7 VGA Interaction

Remember that physical memory is shared between the on-chip VGA and the accelerator. On the *mach64*GX family a logical boundary may be enabled with the MEM\_CNTL register to inhibit the two logical devices from accessing the other's memory.

- When the memory boundary is disabled, each device (draw engine, VGA aperture or small apertures) has full access to on-board memory.
- When the memory boundary is enabled, any memory accesses through the VGA aperture or small apertures are inhibited. All draw engine functions that access the memory below the boundary are inhibited. The boundary may be set to zero. Remember to set all draw engine offsets above the memory boundary.
- Memory accesses through the big linear aperture are not affected by the memory boundary register.
- If the application destroys VGA memory, the application must re-initialize the VGA mode before exiting.

The memory boundary feature is not supported on the mach64CT.

# 5.1 Introduction

This section covers the steps necessary to setup and use the mach64 accelerator engine.

# 5.2 Background Information on the mach64 Engine

The *mach64* engine provides more efficiency in processing common drawing functions by letting the (much faster) hardware do the work. However, it is impossible to hardwire every facet of computer graphics into the accelerator, so some drawing functions may still needs to be done by software.

## 5.2.1 Command FIFO Queue

All writes to draw engine registers are automatically routed through a 32-bit-wide, 16-entry-deep command FIFO. All entries are consumed in the same order as they are written.

- Note that host data registers do not generate extra wait states as on the *mach32*, and complete FIFO discipline is therefore required for these registers.
- Register reads are not FIFOed in any fashion.
- Register writes to registers with DWORD offsets less than 40h are not FIFOed.

#### 5.2.1.1 Waiting For Sufficient FIFO Entries

Prior to any writes to any draw engine register, it is essential to check the state of the command FIFO to ensure that enough FIFO entries are available. Failure to do so may cause the draw engine to lock. C source code that waits for n free entries is shown below:

Example Code for Waiting for Sufficient Empty Entries in the Command FIFO

```
VOID WaitForFifo(short entries)
{
    while ((regr(FIFO_STAT) & 0xffff) >
        ((UNSIGNED INT)(0x8000 >> entries)));
}
```

#### 5.2.1.2 Resetting The FIFO

If the FIFO has locked because of improper FIFO discipline, the FIFO and the draw engine must be reset before continuing.

#### **Example Code for Resetting the Command FIFO**

```
VOID ResetEngine(VOID)
{
    // reset engine
    iow32(GEN_TEST_CNTL, (ior32 (GEN_TEST_CNTL) & 0xFFFFFEFF));
    // enable engine
    iow32(GEN_TEST_CNTL, (ior32 (GEN_TEST_CNTL) | 0x00000100));
    // ensure engine is not locked up by clearing any FIFO or
    // HOST errors
    iow32(BUS_CNTL, (ior32 (BUS_CNTL) | 0x00A00000));
}
```

#### 5.2.1.3 Waiting For Draw Engine Idle

There are two cases where the application must wait for the draw engine to become idle:

- The first case occurs when the application is depending on the draw engine to update a register or bit field (such as DST\_X, or the scissor status bits in the GUI\_STAT register). The application must ensure idleness so that those registers will not be read back while in an intermediate state.
- The second one occurs when the same memory region is being accessed by the draw engine and reads/writes through an aperture at the same time. If an engine write and an aperture write are occurring in the same region, the pixel that lands on top will not be deterministic. If an engine write and an aperture read are occurring in the same region, the pixel that is read back may or may not be the pixel just drawn.

#### Example Code for Waiting for the Draw Engine to be Idle

```
VOID WaitForIdle(VOID)
{
    WaitForFifo(16);
    while ((regr(GUI_STAT) & 1)!= 0);
}
```

A state of idleness implies 16 free FIFO entries, but 16 free FIFO entries **do not** imply a state of idleness

## 5.2.2 Other Essentials

Before beginning, a firm grasp of the *mach64* accelerator registers is essential. Specifically, accessing them through I/O ports or direct memory access, where applicable. A very important register is the CONFIG\_CNTL register as it indicates the current state of the apertures. BIOS Services 06h and 09h (the query functions) also report the aperture state and may be used instead.

# 5.3 Preliminary Essentials

Any programming of the engine must perform certain tasks for initialization. This section outlines these tasks. Once the following tasks are complete, the *mach64* is set up to make full use of the engine.

## 5.3.1 mach64 Detection

Before attempting to initialize the engine, ensure that a *mach64* card is present and functioning properly. See *Section 3.3*: *mach64 Detection* for the detailed steps.

# 5.3.2 Hardware Query

It is very helpful to perform a BIOS Service 09h (Query Device), and store the information for future reference. This data contains essential information for tasks such as setting the aperture, and determining how to access the registers.

# 5.3.3 Save/Restore Old Video Mode Information

Normally, it should be possible to return the system to its original state after using the engine. Thus, old video mode information should be saved so that this information is not lost.

# 5.3.4 Open Mode

For the engine, there are a few extra steps that are needed in opening a new video mode over simply performing a BIOS call 02h. Section 5.4 outlines all the essentials for opening and closing an engine mode.

# 5.3.5 Initializing The Engine

Finally, the engine must actually be initialized to a known state. The FIFO queue must be

cleared and many of the registers must be reset. Section 5.4 details all the necessary requirements.

# 5.4 Opening and Closing a Mode

#### 5.4.1 Opening

Opening an accelerator mode involves the following steps:

1. Determine if the *mach64* board will support the requested mode.

2. Initialize the Linear Aperture and/or the Small Apertures. Check the Query Structure to determine which apertures are available.

3. Load and Set the Mode with BIOS Service 02h.

4. Reset the mach64 Engine. See Section 5.2.1.2 Resetting the FIFO.

5. Initialize the palette.

For the *mach64*GX family, palette initialization is only necessary for 4 bpp and 8 bpp. Since the *mach64*CT family contains an internal DAC, special handling is required as indicated below.

#### 5.4.1.4 Programming The Internal DAC On The mach64CT Family

The internal DAC on the *mach64*CT family is upward compatible with a stock VGA DAC. For 4 and 8 bits per pixel (bpp) modes, the data is masked with DAC\_MASK and then used to index a 256 entry look-up table (LUT) or palette. The LUT is 18 bits wide (RGB 6:6:6). The color in the palette corresponding to the index is then displayed. DAC\_8BIT\_EN@DAC\_CNTL should be set to zero (6 bits operation) for these modes. The lower two bits are ignored, so when data is written to the palette, the value should be shifted up by 2 bits (for example, 0x3F becomes 0xFC).

For 15, 16, 24 and 32 bpp modes, the data is represented directly. For example, a value of 0x001F in video memory for a 16 bpp mode will be displayed as LIGHT BLUE. In order for the correct colors to display for these modes, the palette addresses must be initialized. Also, the DAC\_8BIT\_EN@DAC\_CNTL should be set to one (8 bits operation). An initialization example follows:

#### Example for Initializing the Internal DAC on the mach64CT Family

#define DAC\_W\_INDEX0

```
#define
           DAC_DATA
                        1
#define
           DAC MASK 2
#define
           DAC_R_INDEX 3
void InitHiColorPaletteForCT(void)
{
   int index;
   // Set to 8 bit DAC operation (bit 8 in DAC_CNTL).
   iow8 (ioDAC_CNTL + 1, ior8 (ioDAC_CNTL + 1)
                                                   0x01);
   // Set the DAC MASK to FFh.
   iow8 (ioDAC_REGS + DAC_MASK, 0xFF);
   // Fill the palette starting at 0 to insure direct color
   // mapping is employed.
   iow8 (ioDAC_REGS + DAC_W_INDEX, 0);
   for
        (index = 0; index < 256; index++)
   {
      iow8 (ioDAC_REGS + DAC_DATA,
                                     index);
      iow8 (ioDAC_REGS + DAC_DATA,
                                     index);
      iow8 (ioDAC_REGS + DAC_DATA,
                                     index);
   }
}
```

If the mode is invoked by the BIOS, the palette initialization will be done there.

The internal 8-bit DAC registers may be programmed through the VGA DAC I/O addresses (3C6 through 3C9), the accelerator I/O space (I/O register select 17, byte offsets 0 through 3), or the accelerator memory mapped space (DWORD memory offset 30, byte offsets 0 through 3). Each of these address mappings correspond to the same DAC registers.

DAC Register Mappings										
DAC Register	VGA I/O Address	Accelerator I/O Select	Accelerator Memory Mapped Byte Offset							
DAC_MASK	3C6	17, offset 2 (5EEE, 5DCA or 5DDE)	C2							
DAC_R_INDEX	3C7	17, offset 3 (5EEF, 5DCB or 5DDF)	C3							
DAC_W_INDEX	3C8	17, offset 0 (5EEC, 5DC8 or 5DDC)	CO							
DAC_DATA	3C9	17, offset 1 (5EED, 5DC9 or 5DDD)	C1							

Table 5-1 DAC Register Mappings

## 5.4.2 Reading from the Palette

1. Write the desired palette entry whose color will be read to the DAC\_R\_INDEX register.

2. Read from the DAC\_DATA register three times in succession. The first read is the red component of the color data; the next is green; and the last is blue.

3. The DAC\_R\_INDEX register will auto-increment after the last read from DAC\_DATA so that the host may read from the next palette entry without re-writing the DAC\_R\_INDEX register. Repeat step 2 to read successive palette entries.

## 5.4.3 Writing to the Palette

1. Write the palette entry that the host desires to be programmed to the DAC\_W\_INDEX register.

2. Write the red component data to the DAC\_DATA register, followed in succession by the green and blue components to the same register. Remember that in 6 bit mode, the high two bits of the pixel component data are ignored.

3. The DAC\_W\_INDEX register will auto-increment after the last write to DAC\_DATA so that the host may program the next palette entry without re-writing the DAC\_W\_INDEX register. Repeat step 2 to write successive palette entries.

# 5.5 Initializing the Engine

The following sections summarize the key items involved in initializing the *mach64* engine to a known state.

- Reset and enable the *mach64* engine.
- Set the VGA page pointers, if needed.
- Setup a standard engine context.

The engine must be reset, enabled, and the FIFO must be cleared. Resetting and enabling the engine is normally done by first clearing, then setting GEN\_GUI\_EN@GEN\_TEST\_CNTL. Clearing a locked FIFO involves setting BUS\_FIFO\_ERR\_ACK@BUS\_CNTL and BUS\_HOST\_ERR\_ACK@BUS\_CNTL. The function **ResetEngine ()**, as defined in *Section 5.2.1.2*, gives an example of the above steps.

The dual 32KB small aperture page pointers MEM\_VGA\_RP\_SEL and MEM\_VGA\_WP\_SEL, are set to the start of display memory. Normally, the lower page pointers are set to page 0 and the upper page pointers are set to page 1 to provide compatibility with a standard 64KB VGA aperture.

Setting up a standard engine context is discussed in detail below.

# 5.5.1 Setup Standard Engine Context

The following table indicates a suggested set of initialized values for the mach64 engine.

Recor	nmended Initialization \	/alues For <i>mach64</i> Engine
Register Group	Register Name	Initialized Value
Context Control	CONTEXT_MASK	0xFFFFFFF
	DST_OFF_PITCH	pitch: (mode pitch)/8, offset: 0
	DST_Y_X	0
	DST_HEIGHT	0
Destination Draw	DST_BRES_ERR	0
20011101101121011	DST_BRES_INC	0
	DST_BRES_DEC	0
	DST_CNTL	x: left to right, y: top to bottom, last pel: enable

 Table 5-2 Recommended Initialization Values

Recor	nmended Initialization	Values For <i>mach64</i> Engine			
Register Group	Register Name	Initialized Value			
	SRC_OFF_PITCH	pitch: (mode pitch)/8, offset: 0			
	SRC_Y_X	0			
	SRC_HEIGHT1_WIDTH1	height: 1, width: 1			
Source Draw	SRC_Y_X_START	0			
	SRC_HEIGHT2_WIDTH2	height: 1, width: 1			
	SRC_CNTL	direction: left to right, trajectory: unbounded Y			
Host Data HOST_CNTL		0			
	PAT_REG0	0			
Pattern	PAT_REG1	0			
	PAT_CNTL	0			
	SC_LEFT	0			
Scissor	SC_TOP	0			
Scissoi	SC_BOTTOM	(mode y resolution) - 1			
	SC_RIGHT	(mode pitch) - 1			
	DP_BKGD_CLR	0 (normally Black)			
	DP_FRGD_CLR	0xFFFFFFF (normally White)			
Data Path	DP_WRITE_MASK	0xFFFFFFF			
Dula Full	DP_MIX	foreground: SRC, background: DST			
	DP_SRC	foreground: foreground, background: background, mono: always '1'			
	CLR_CMP_CLR	0			
Color Compare	CLR_CMP_MASK	0xFFFFFFF			
	CLR_CMP_CNTL	compare: false, key: destination			

Table 5-2	Recommended Initialization Values	(Continued)	)

In addition to the above, the registers DP\_PIX\_WIDTH and DP\_CHAIN\_MASK need to be set differently depending on the pixel depth of the display.

	Pixel Depth-Dependent Register Initialization									
Pixel Depth	DP_PIX_WIDTH	DP_CHAIN_MASK								
4	host, source, destination: all 4 bpp, pixel order: MSB to LSB	0x8888								
8	host: 8 bpp, source: 8 bpp, destination: 8 bpp	0x8080								
15	host: 15 bpp, source: 15 bpp, destination: 15 bpp	0x4210								
16	host: 16 bpp, source: 16 bpp, destination: 16 bpp	0x8410								
24	host: 8 bpp, source: 8 bpp, destination: 8 bpp	0x8080								
32	host: 32 bpp, source: 32 bpp, destination: 32 bpp	0x8080								

Table 5-3 Pixel Depth-Dependent Register Initialization

Finally, when the above registers have been set, generate a **wait\_for\_idle()** call to complete initialization.

#### 5.5.2 InitEngine Example

The following example is the implementation of the engine initialization function init\_engine () in the mach64 sample code.

```
Example Code for Initializing The Engine
```

```
void init engine (void)
{
   unsigned long pitch_value, xres, yres;
   // determine modal information from global mode structure
   xres = (unsigned long)(MODE_INFO.xres);
   yres = (unsigned long) (MODE_INFO.yres);
   pitch_value = (unsigned long) (MODE_INFO.pitch);
   if (MODE_INFO.bpp == 24)
   {
   // In 24 bpp, the engine is in 8 bpp - this requires that all
   // horizontal coordinates and widths must be adjusted
   pitch_value = pitch_value * 3;
   }
   // Reset engine, enable, and clear any engine errors
   reset_engine();
   // Ensure that vga page pointers are set to zero - the upper
      // page pointers are set to 1 to handle overflows in the
```

```
// lower page
iow32 (MEM_VGA_WP_SEL, 0x00010000);
iow32 (MEM_VGA_RP_SEL, 0x00010000);
// ---- Setup standard engine context ----
// All GUI registers here are FIFOed - therefore, wait for
// the appropriate number of empty FIFO entries
wait_for_fifo(14);
// enable all registers to be loaded for context loads
regw(CONTEXT_MASK, 0xFFFFFFF);
// set destination pitch to modal pitch, set offset to zero
regw(DST_OFF_PITCH, (pitch_value / 8) << 22);</pre>
// zero these registers (set them to a known state)
regw(DST_Y_X, 0);
regw(DST_HEIGHT, 0);
regw(DST_BRES_ERR,
                    0);
regw(DST_BRES_INC,
                    0);
regw(DST_BRES_DEC,
                    0);
// set destination drawing attributes
regw(DST_CNTL, DST_LAST_PEL
                                DST_Y_TOP_TO_BOTTOM
                                                       T
               DST_X_LEFT_TO_RIGHT);
// set source pitch to modal pitch, set offset to zero
regw(SRC_OFF_PITCH, (pitch_value / 8) << 22);</pre>
// set these registers to a known state
regw(SRC_Y_X,
               0);
regw(SRC_HEIGHT1_WIDTH1,
                          1);
regw(SRC_Y_X_START,
                    0);
regw(SRC_HEIGHT2_WIDTH2,
                          1);
// set source pixel retrieving attributes
regw(SRC_CNTL, SRC_LINE_X_LEFT_TO_RIGHT);
```

// set host attributes

```
wait_for_fifo (13);
  regw(HOST_CNTL, 0);
  // set pattern attributes
  regw(PAT_REG0, 0);
  regw(PAT_REG1, 0);
  regw(PAT_CNTL, 0);
  // set scissors to modal size
  regw(SC_LEFT,
                0);
  regw(SC_TOP, 0);
  regw(SC_BOTTOM, yres-1);
  regw(SC_RIGHT, pitch_value-1);
  // set background color to minimum value (usually BLACK)
  regw(DP_BKGD_CLR,
                     0);
  // set foreground color to maximum value (usually WHITE)
  regw(DP_FRGD_CLR, 0xFFFFFFF);
  // set write mask to effect all pixel bits
  regw(DP_WRITE_MASK, 0xFFFFFFF);
  // set foreground mix to overpaint and background mix to
   // no-effect
  regw(DP_MIX, FRGD_MIX_S BKGD_MIX_D);
  // set primary source pixel channel to foreground color
  // register
  regw(DP_SRC, FRGD_SRC_FRGD_CLR);
  // set compare functionality to false (no-effect on
  // destination)
  wait_for_fifo(3);
  regw(CLR_CMP_CLR, 0);
  regw(CLR_CMP_MASK, 0xFFFFFFF);
  regw(CLR_CMP_CNTL, 0);
  // set pixel depth
switch(MODE INFO.bpp)
```

```
{
         case 4 :
            wait_for_fifo(2);
            regw(DP_PIX_WIDTH, HOST_4BPP
                                             SRC_4BPP
                                                       DST_4BPP
                                   BYTE_ORDER_MSB_TO_LSB);
                               regw(DP_CHAIN_MASK, 0x8888);
            break;
         case 8 :
            wait_for_fifo(2);
            regw(DP_PIX_WIDTH, HOST_8BPP | SRC_8BPP
                                                       T
DST 8BPP
                      BYTE_ORDER_LSB_TO_MSB);
            regw(DP_CHAIN_MASK, 0x8080);
            break;
         case 15:
         case 16:
            if (MODE_INFO.depth == 555)
            {
               wait_for_fifo(2);
               regw (DP_PIX_WIDTH, HOST_15BPP | SRC_15BPP |
                      DST_15BPP | BYTE_ORDER_LSB_TO_MSB);
               regw (DP_CHAIN_MASK, 0x4210);
            }
            else
            {
               wait_for_fifo(2);
               regw (DP_PIX_WIDTH, HOST_16BPP | SRC_16BPP |
                      DST_16BPP | BYTE_ORDER_LSB_TO_MSB);
               regw (DP_CHAIN_MASK, 0x8410);
            }
            break;
         case 24:
            wait_for_fifo(2);
            regw (DP_PIX_WIDTH, HOST_8BPP | SRC_8BPP |
                      DST_8BPP | BYTE_ORDER_LSB_TO_MSB);
            regw (DP_CHAIN_MASK, 0x8080);
            break:
```

This page intentionally left blank.

# **Chapter 6** Engine Operations

# 6.1 Introduction

This chapter demonstrates standard mach64 accelerator operations.

# 6.2 Background Information

### 6.2.1 Details About the Registers

The following is a summary of *mach64* register groups and their functions and purpose.

#### 6.2.1.1 Accelerator CRTC and DAC Registers

**Clock Control:** Used for controlling the frequency synthesizer.

**CRTC:** Used for setting up the Cathode Ray Tube Controller.

DAC: Used for programming the Digital-to-Analog Converter.

Hardware Cursor: Used for programming the hardware cursor.

Overscan: Used for setting up the color in the overscan display area.

#### 6.2.1.2 Setup and Control Registers

Bus Control: Used for Bus-specific access.

**Configuration:** Used for configuring the *mach64* engine.

Memory Control: Used for setting up the apertures.

Scratch Pad: Used by the BIOS at boot time.

**Test:** Used when the *mach64* is put into diagnostic mode.

#### 6.2.1.3 Draw Engine Control Registers

Color Compare: Used in setting up the color comparator circuit.

Context Control: Used with display contexts.

**Data Path:** Used to set up the pixel data path.

Engine Status: Provides information on the current status of the draw engine.

FIFO Status: Provides information on the current status of the FIFO Queue.

Host Data: Used to provide data from the host to the *mach64* engine.

Pattern: Used when drawing patterned lines or rectangles.

Scissor: Used to inhibit the draw engine outside a specified region.

### 6.2.1.4 Draw Engine Trajectory Registers

**Destination Draw Engine:** Used to set up the destination trajectory for the draw operation.

Source Draw Engine: Used to set up the source trajectory for the draw operation.

# 6.2.2 Logical Pixel Data Path

This section describes the internal architecture of the *mach64* graphics coprocessors. This powerful architecture is referred to as the **Pixel Data Path**. It provides great flexibility in the way the coprocessor may use color data from different sources to modify the destination pixels. The accompanying figure shows a block diagram of the pixel data path. The pixel data path is central to all the coprocessor drawing operations. As such, a thorough understanding of this architecture and the operation of its components is essential to programming the coprocessor.

Before the pixel data path is described, a number of key terms will be defined. **Destination** refers to a region in on-screen or off-screen display memory that will be affected by a drawing operation. **Source** refers to the provider of the data used during a drawing operation to affect a destination pixel region. The source data may be set to specific colors (solid rectangle fills, solid lines, etc.); supplied by the host through data registers (pattern or host registers); read from a region in on-screen or off-screen display memory through source trajectories (bitblits). A **multiplexer**, or **mux**, is a switching device that uses one or more control lines to select a unique output from several inputs. An Arithmetic Logic Unit, or ALU, is a processor that performs a Boolean logic or arithmetic operation on two or more operands to produce an output. The operation performed by the ALU is referred to as the mix.

The logical pixel data path gives a basic understanding of how the combination of input values stored in the GUI registers result in screen output. It can be broken up into two distinct units: The monochrome to two-color color expansion circuit, and the color compare circuit. The physical data path is actually 64 bits wide for all color depths. Therefore, in 8 bpp modes, eight pixels are processed simultaneously; in 16 bpp modes, four pixels are processed simultaneously, and so on.

#### 6.2.2.1 Monochrome To Two-color Color Expansion Circuit

This is the first half of the logical pixel data path. Its purpose is to generate source data. Various registers are set to define what the source data will be. Specifications set include color, pattern, trajectory, mixing logic, etc. In the pixel data path architecture, one of two color source units may provide the source data used to modify the destination pixels. These color sources are referred to as the **foreground source** and **background source**. During each drawing operation, one of these two sources is always selected for the source of each pixel area.

The selections and control of the source all begin with the DP\_SRC register. Referring to the accompanying diagram, the MONO MUX, FRGD MUX, and BKGD MUX are all controlled by DP\_SRC. These controls determine what the mono, foreground, and background source will be.



Figure 6-2. Color Expansion and Color Compare Circuits

**Mono Source:** The mono MUX specifies the source of the mono source (control bit stream). This bit stream contains values of either '0' or '1', each corresponding to a pixel. Each pixel has one and only one value. This value is used to control the color mux and mix mux. If the value is '0', the background color and mix is used. If the value is '1', the foreground color and mix is used. There are four possible settings for the mono source, as set out by the DP\_SRC register:

- Always '1': This is a trivial source and is used for simple blits and drawing functions. It forces the foreground source and foreground mix to always be used. The background source and mix is ignored.
- **Mono Pattern**: The source here becomes the 8x8 fixed mono pattern. The PAT\_CNTL register enables the mono pattern, and the PAT\_REG registers define it. See Section 6.2.2.4 Pattern Consumption for details on how the pattern registers are interpreted.
- Mono Host: Setting the mono source to mono host forces the input to come from the HOST\_DATA registers. The data must be set up previously, and the HOST\_CNTL register must also be initialized. HOST\_CNTL controls the consumption of host data on 1bpp and 4bpp data. If HOST\_BYTE\_ALIGN@ HOST\_CNTL is set, host consumption advances to the nearest byte boundary whenever the destination trajectory advances in the Y directions. The host pixel depth must be set to monochrome with DP\_PIX\_WIDTH, and the monochrome data is color expanded into foreground and background color sources. Destination pixel depth may be set to any valid pixel depth. Section 6.2.2.3 Host Data Consumption gives a detailed explanation on the consumption of the host data.
- Mono Blit: This source selects one of four possible source trajectories (see trajectories sect...) using the SRC\_CNTL register. The source pixel depth must be set to monochrome with DP\_PIX\_WIDTH, and the monochrome data is color expanded into foreground and background color sources. Destination pixel depth may be set to any valid pixel depth. The source is defined by the source trajectory registers. More in trajectories can be found in section 6.1.3 Trajectories.

**Foreground and Background Source:** The foreground and background sources are identical in their characteristics. They contain color information only, and are referred to as the color source. One of five settings can be independently selected for the foreground and background source. These settings are described as follows:

- **DP\_BKGD\_CLR**: 1 to 32 bit value corresponding to a color located in the background color register. The number of bits used varies depending on the graphics mode used.
- **DP\_FRGD\_CLR**: Same as DP\_BKGD\_CLR, but using the foreground color register.
- **Color Blit**: Similar to Mono Blit, except DP\_PIX\_WIDTH is set to the appropriate pixel depth. Again, the source is defined by the source trajectory registers.

- **Color Pattern**: The source is the 4x2 and 8x1 fixed color patterns set up in PAT\_REG. These patterns are only useful in 8bpp draw mode. PAT\_CNTL is used to select which of the color patterns is to be used.
- **Color Host**: Similar to the Mono Host, the source is taken from HOST\_DATA and controlled by HOST\_CNTL. If the Color Host is selected for one of the color sources, host data will be consumed for every pixel, regardless of whether the color MUX selects that color source.

Note that the host pixel depth must be set to the same pixel depth as the destination pixel depth with DP\_PIX\_WIDTH

**Color MUX:** The Color MUX is fairly straightforward. The bit stream generated by the mono MUX determines whether the output of the foreground MUX or background MUX is used to generate the output color. As indicated in Mono Source, '0' for background source and '1' for foreground source.

**Mix MUX:** The Mix MUX is controlled by the same bit stream as the Color MUX and determines how the output gets mixed before it is displayed. Once again, the control bits are interpreted as '0' for background mix and '1' for foreground mix.

**ALU:** The ALU performs the actual mixing of the color source (source input) and destination read (destination input) based on the Mix MUX output. The result of the mix is passed on to the logical color compare circuit.

## 6.2.2.2 Color Compare Circuit

The second half of the Logical Pixel Data Path is the color compare circuit. It is useful in performing operations such as transparent blits. It is driven by the CLR\_CMP\_CNTL register. Source data is inputted to this circuit and the color compare registers determine if the source data (output of the ALU) gets displayed to the screen or not (current pixel in video memory is re-outputted).

The comparator (located at the center of the diagram) is the heart of the color compare circuit. This determines what will be outputted to the screen. Its control is CLR\_CMP\_FCN@CLR\_CMP\_CNTL. This field determines how the source data is compared to CLR\_CMP\_CLR, and can be set to TRUE, FALSE, EQUAL, or NOT EQUAL)

**Trivial Cases (TRUE or FALSE):** Trivial cases are when this field is either true or false. If it is set to false, the output of the comparator is always false, resulting in the source data always being outputted to the screen. In essence, it's as if the color compare circuit were not even there, and the ALU result from the monochrome to two-color expansion circuit were outputted directly to the screen. If the field is set to true, the output of the comparator is always true, and the bottom SRC/DEST MUX only allows the destination read to pass. Here, the destination is outputted to itself, and the screen contents don't change. The source data is basically ignored.

**Non-Trivial Cases (EQUAL or NOT EQUAL):** Non-trivial cases are when CLR\_CMP\_FCN is set to CLR\_CMP\_CLR or not (CLR\_CMP\_CLR). In these cases the result of the top left SRC/DEST MUX is compared with the contents of CLR\_CMP\_CLR.

The top left SRC/DEST MUX is controlled by CLR\_CMP\_SRC@CLR\_CMP\_CNTL. It basically specifies whether CLR\_CMP\_CLR is compared with the source or destination. It is only used if CLR\_CMP\_FCN is set to a non-trivial value. The output of this MUX is compared with CLR\_CMP\_CLR (EQUAL or NOT\_EQUAL), and the result of the comparator is either true or false. This result gets fed into the bottom MUX and determines if the source (output of the ALU circuit) or destination (current pixel in video memory) gets outputted to the screen.

#### 6.2.2.3 Host Data Consumption

The following tables illustrate the order in which pixels are consumed from the HOST\_DATA register. The shaded numbers indicate the bit position within the HOST\_DATA register. The numbers in the table indicate the order of pixel consumption, starting from zero.

	HOST_DATA															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Monochrome or 1 bpp, left-to-right,	24	25	26	27	28	29	30	31	16	17	18	19	20	21	22	23
DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=0	8	9	10	11	12	13	14	15	0	1	2	3	4	5	6	7
Monochrome or 1 bpp, right-to-left,	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8
DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=0	23	22	21	20	19	18	17	16	31	30	29	28	27	26	25	24
Monochrome or 1 bpp, left-to-right,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Monochrome or 1 bpp, right-to-left,	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

	HOST_DATA							
	31-28	27-24	23-20	19-16	15-12	11-8	7-4	3-0
4 bpp, left-to-right, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=0	6	7	4	5	2	3	0	1
4 bpp, right-to-left, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=0	1	0	3	2	5	4	7	6
4 bpp, left-to-right, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=1	7	6	5	4	3	2	1	0
4 bpp, right-to-left, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH=1	0	1	2	3	4	5	6	7
8 bpp, left-to-right		3	-	2		1 (		)
8 bpp, right-to-left	0 1 2		3					
16 bpp, left-to-right			1			0		
16 bpp, right-to-left	0						1	

#### Notes:

- Host data consumption for 32 bits per pixel is self-evident.
- Host data consumption for line draws is the same as for left-to-right trajectories.
- Pixel consumption in 15 bpp modes is the same as 16 bpp modes.
- Packed 24 bpp mode is essentially 8 bpp mode. R, G, and B component data must be fed in individually in 8-bit units.
- The HOST\_BYTE\_ALIGN@HOST\_CNTL bit may affect pixel consumption for 1 bpp and 4 bpp modes. When it is set, pixel consumption advances to the next nearest byte boundary whenever the destination advances in the Y direction. Line draws are unaffected.
- If too much host data is written to the HOST\_DATA register, the extra data will be ignored.
- If not enough data is written to the HOST\_DATA register, any subsequent write to a FIFOed register will cause the draw engine to *panic*; that is, the draw operation will complete with a garbage color.
## 6.2.2.4 Pattern Consumption

Pattern consumption for the various fixed patterns is shown in the tables below. P0 and P1 indicate PAT\_REG0 and PAT\_REG1 respectively. The numbers in parentheses are the bits within the pattern registers, which are used according to the destination pixel location.

Monochro	Monochrome 8x8 fixed pattern, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH = 0													
	(DST_X mod 8)													
(DST_Y mod 8)	0	1	2	3	4	5	6	7						
0	P0(7)	P0(6)	P0(5)	P0(4)	P0(3)	P0(2)	P0(1)	P0(0)						
1	P0(15)	P0(14)	P0(13)	P0(12)	P0(11)	P0(10)	P0(9)	P0(8)						
2	P0(23)	P0(22)	P0(21)	P0(20) P0(19)		P0(18)	P0(17)	P0(16)						
3	P0(31)	P0(30)	P0(29)	P0(28)	P0(28) P0(27)		P0(25)	P0(24)						
4	P1(7)	P1(6)	P1(5)	P1(4)	P1(3)	P1(2)	P1(1)	P1(0)						
5	P1(15)	P1(14)	P1(13)	P1(12)	P1(11)	P1(10)	P1(9)	P1(8)						
6	P1(23) P1(22)		P1(21)	P1(20)	P1(19)	P1(18)	P1(17)	P1(16)						
7	P1(31)	P1(30)	P1(29)	P1(28)	P1(27)	P1(26)	P1(25)	P1(24)						

Monochro	Monochrome 8x8 fixed pattern, DP_BYTE_PIX_ORDER@DP_PIX_WIDTH = 1													
(DST_Y mod 8)	(DST_X mod 8)													
	0	1	2	3	4	5	6	7						
0	P0(0)	P0(1)	P0(2)	P0(3)	P0(4)	P0(5)	P0(6)	P0(7)						
1	P0(8)	P0(9) P0(10)		P0(11) P0(12)		P0(13)	P0(14)	P0(15)						
2	P0(16) P0(17)		P0(18)	P0(19)	P0(20)	P0(21)	P0(22)	P0(23)						
3	P0(24)	P0(25)	P0(26)	P0(27) P0(28)		P0(29)	P0(30)	P0(31)						
4	P1(0)	P1(1)	P1(2)	P1(3)	P1(4)	P1(5)	P1(6)	P1(7)						
5	P1(8)	P1(9)	P1(10)	P1(11)	P1(12)	P1(13)	P1(14)	P1(15)						
6	P1(16)	P1(17)	P1(18)	P1(19)	P1(20)	P1(21)	P1(22)	P1(23)						
7	P1(24)	P1(25)	P1(26)	P1(27)	P1(27) P1(28)		P1(30)	P1(31)						

8 bpp, 4x2 fixed pattern										
(DCT V mod 2)	mod 4)									
(DST_Y mod 2)	0	1	2	3						
0	P0(7:0)	P0(15:8)	P0(23:16)	P0(31:24)						
1	P1(7:0)	P1(15:8)	P1(23:16)	P1(31:24)						

8 bpp, 8x1 fixed pattern															
			(DST_)	K mod 8)											
0	1	1 2 3 4				6	7								
P0(7:0)	P0(15:8)	P0(23:16)	P0(31:17)	P1(7:0)	P1(15:8)	) P0(15:8) P0(23:16) P0(31:17) P1(7:0) P1(15:8) P1(23:16) P1(31:2									

## 6.2.3 Trajectories

A **trajectory** is the path traversed through display memory while reading source data or drawing destination data during a raster operation. A trajectory is defined by a set of parameters that describe its location, dimensions, and attributes, such as its starting point in memory, width and height if a rectangular trajectory, and the direction in which pixel data is read or written. A trajectory may extend through a linear, continuous region in memory starting from a specific location. Alternatively, its route may map a rectangular region relative to a coordinate system whose origin in memory and pitch between consecutive lines are defined as part of the trajectory's parameters.

The trajectories used by the *mach64* accelerator functions fall into two categories: **source trajectories**, and **destination trajectories**. A source trajectory describes a region in memory from which source data is read for a raster operation. A destination trajectory describes the region where a raster operation will draw pixel data.

Several drawing operations require data from one region of memory to be transferred to another (and in some cases, the source data and destination data may need to be combined in some fashion). For example, a bitblt (bit block transfer) operation must copy data from a rectangular region in on-screen or off-screen memory to another rectangular region in on-screen or off-screen memory. The rectangular source region may be defined by a rectangular source trajectory, while the destination region may be defined by a rectangular destination trajectory. As the destination trajectory advances through its path, it writes the data that is read through the source trajectory as it moves along its path.

Many examples showing how to set up and use source and destination trajectories are presented in subsequent sections where common accelerator functions are described. Meanwhile, the following table and sections describe the source and destination

trajectories and explain the criteria for establishing them.

The **Trajectory Registers** column specifies all the registers that need to be initialized for the desired trajectory.

The **Initiator** registers are registers that, once set, will initiate the draw operation. This means that all source trajectory registers (if any) and any other destination trajectory registers that need to be set must already be set. (i.e., this register is always the last one set.) This initiator register also indicated to the engine what the destination trajectory is.

The **Enable** bits are located in the SRC\_CNTL register. They indicate what the source trajectory will be. They are usually, but not necessarily, set first. The bits are examined in the following order: SRC\_LINEAR, SRC\_PATT\_ENA, and SRC\_PATT\_ROT.

_	Trajectory	Trajectory Registers	Enable/Initiate	
uo	Rectangle	DST_OFFSET, DST_PITCH, DST_X, DST_Y, DST_WIDTH, DST_HEIGHT, DST_X_DIR@DST_CNTL, DST_Y_DIR@DST_CNTL	DST_WIDTH or DST_HEIGHT_WIDTH or DST_X_WIDTH	s
Destination	Line	DST_OFFSET, DST_PITCH, DST_X, DST_Y, DST_BRES_LNTH, DST_BRES_ERR, DST_BRES_INC, DST_BRES_DEC, DST_X_DIR@DST_CNTL, DST_Y_DIR@DST_CNTL, DST_Y_MAJOR@DST_CNTL	DST_BRES_LNTH	Initiators
	Strictly Linear	SRC_OFFSET If destination is line, then SRC_LINE_X_DIR@SRC_CNTL, else DST_X_DIR@DST_CNTL	SRC_LINEAR@SRC_CNTL==1	
Ð	Unbounded Y	SRC_OFFSET, SRC_PITCH, SRC_X, SRC_Y, SRC_WIDTH1 If destination is line, then also SRC_LINE_X_DIR@SRC_CNTL	SRC_PATT_ENA@SRC_CNTL==0 SRC_PATT_ROT@SRC_CNTL==0 SRC_LINEAR@SRC_CNTL==0	S
Source	General Pattern	SRC_OFFSET, SRC_PITCH, SRC_X, SRC_Y, SRC_WIDTH1, SRC_HEIGHT1 If destination is line, then also SRC_LINE_X_DIR@SRC_CNTL	SRC_PATT_ENA@SRC_CNTL==1 SRC_PATT_ROT@SRC_CNTL==0 SRC_LINEAR@SRC_CNTL==0	Enables
	General Pattern with Rotation	SRC_OFFSET, SRC_PITCH, SRC_X, SRC_Y, SRC_WIDTH1, SRC_HEIGHT1, SRC_X_START, SRC_Y_START, SRC_WIDTH2, SRC_HEIGHT2 If destination is line, then also SRC_LINE_X_DIR@SRC_CNTL	SRC_PATT_ENA@SRC_CNTL==1 SRC_PATT_ROT@SRC_CNTL==1 SRC_LINEAR@SRC_CNTL==0	

### Notes:

- DP\_PIX\_WIDTH, SRC\_OFF\_PITCH and SRC\_LINEAR@SRC\_CNTL should be written before any other source registers because they do not force a recalculation of the source memory address. SRC\_Y should be written to in order to force a recalculation before doing a draw operation with a blit source. Similarly, for DP\_PIX\_WID and DST\_OFF\_PITCH, a destination address recalculation can be forced by writing to DST\_Y.
- SRC\_WIDTH1, SRC\_WIDTH2, and DST\_WIDTH should never be set to zero. This is an invalid condition.

## 6.2.3.1 Destination Trajectory 1, Rectangular



Figure 6-2. Destination Trajectory 1

**Description:** The trajectory begins at the initial DST\_X, DST\_Y location. The trajectory traverses in a left-to-right or right-to-left direction depending on DST\_X\_DIR@DST\_CNTL, until DST\_WIDTH pixels have been drawn. DST\_X is then reset to the original DST\_X value, and DST\_Y is advanced in a top-to-bottom or bottom-to-top direction depending on DST\_Y\_DIR@DST\_CNTL. The operation continues until DST\_HEIGHT lines have been drawn.

**Initiator:** DST\_WIDTH or DST\_HEIGHT\_WIDTH or DST\_X\_WIDTH



## 6.2.3.2 Destination Trajectory 2, Line



**Description:** The line drawing pseudocode that describes the draw trajectory is based on Bresenham's Algorithm:

```
for (i=0; i<DST_BRES_LNTH; i++)</pre>
{
   WritePixel(DST_X, DST_Y)
   // Advance in the major axis direction.
   if (DST_Y_MAJOR) {
      if (DST_Y_DIR) DST_Y += 1
      else DST_Y -= 1
    } else {
      if (DST_X_DIR) DST_X += 1
      else DST_X -= 1
    }
   if (DST_BRES_ERR < 0 || (DST_BRES_SIGN && DST_BRES_ERR==0))
    {
      // Axial step.
      DST_BRES_ERR += DST_BRES_INC
    }
    else
    {
      // Diagonal step.
      DST BRES ERR += DST BRES DEC
      // Advance in the minor axis direction also.
      if (DST_Y_MAJOR)
```

```
{
    if (DST_X_DIR) DST_X += 1
        else DST_X -= 1
    }
    else
    {
        if (DST_Y_DIR) DST_Y += 1
        else DST_Y -= 1
        }
    }
    if (DST_LAST_PEL) WritePixel(DST_X, DST_Y)
```

The octant bits and DST\_LAST\_PEL reside in DST\_CNTL.

The Bresenham parameters are calculated as follows:

 DST\_BRES\_ERR = 2 \* min(|dx|,|dy|) - max(|dx|,|dy|)

 DST\_BRES\_INC = 2 \* min(|dx|,|dy|)

 DST\_BRES\_DEC = 2 \* min(|dx|,|dy|) - 2 \* max(|dx|,|dy|)

 DST\_BRES\_LNTH = max(|dx|,|dy|) + 1

 Initiator:
 DST\_BRES\_LNTH

 The DST\_BRES\_LNTH

 The DST\_BRES\_SIGN bit is used to determine whether a zero value for the Bresenham error term is considered to be positive or negative. This is important for drawing lines with the same endpoints identically no matter

a convention (right/left or top/bottom) for using this bit.

which direction the line draw proceeds in. It is up to the host application to set

## 6.2.3.3 Source Trajectory 1, Strictly Linear



Figure 6-4. Source Trajectory 1

**Description:** This source trajectory traverses linearly in memory starting at SRC\_OFFSET. Pixels are consumed until the destination trajectory has halted.

Criterion: SRC\_LINEAR@SRC\_CNTL==1 Comments: Source offset and SRC\_X\_DIR are the only parameters used to set up the source trajectory. SRC\_X\_DIR tracks DST\_X\_DIR@DST\_CNTL in the case of blits. For lines, SRC\_X\_DIR equals SRC\_LINE\_X\_DIR@SRC\_CNTL. SRC\_X\_DIR should be set to go from left to right.

## 6.2.3.4 Source Trajectory 2, Unbounded Y



Figure 6-5. Source Trajectory 2

Description:	This source trajectory begins at SRC_X, SRC_Y. This trajectory traverses in a left-to-right or right-to-left direction depending on SRC_X_DIR (equal to DST_X_DIR@DST_CNTL for destination rectangles, or SRC_LINE_X_DIR@SRC_CNTL for destination lines). When SRC_WIDTH1 pixels have been consumed, SRC_X is reset to its original value and SRC_Y is advanced in a top-to-bottom or bottom-to-top direction depending on SRC_Y_DIR (which is equal to DST_Y_DIR@DST_CNTL). Pixels are consumed until the destination trajectory has halted.
Criterion:	SRC_PATT_EN@SRC_CNTL==0 and SRC_PATT_ROT@SRC_CNTL==0 and SRC_LINEAR@SRC_CNTL==0

**Comments:** If the destination trajectory is rectangular, SRC\_X\_DIR and SRC\_Y\_DIR track DST\_X\_DIR@DST\_CNTL and DST\_Y\_DIR@DST\_CNTL. For lines, SRC\_LINE\_X\_DIR@SRC\_CNTL is used and the source trajectory does not advance in the Y direction.

## 6.2.3.5 Source Trajectory 3, General Pattern



### Figure 6-6. Source Trajectory 3

**Description:** This source trajectory begins at SRC\_X, SRC\_Y. This trajectory traverses in a left-to-right or right-to-left direction depending on SRC\_X\_DIR (equal to DST\_X\_DIR@DST\_CNTL for destination rectangles, or SRC\_LINE\_X\_DIR@SRC\_CNTL for destination lines). When

SRC\_WIDTH1 pixels have been consumed, SRC\_X is reset to its original value. When the destination advances in the Y direction, SRC\_X is reset to its original value and SRC\_Y is advanced in a top-to-bottom or bottom-to-top direction depending on SRC\_Y\_DIR (which is equal to DST\_Y\_DIR@DST\_CNTL). When SRC\_HEIGHT1 lines have been consumed, SRC\_Y is reset to its original value. Pixels are consumed until the destination trajectory has halted.

- Criterion: SRC\_PATT\_EN@SRC\_CNTL==1 and SRC\_PATT\_ROT@SRC\_CNTL==0 and SRC\_LINEAR@SRC\_CNTL==0
- **Comments:** If the destination trajectory is rectangular, SRC\_X\_DIR and SRC\_Y\_DIR track DST\_X\_DIR@DST\_CNTL and DST\_Y\_DIR@DST\_CNTL. For lines, SRC\_LINE\_X\_DIR@SRC\_CNTL is used and the source trajectory does not advance in the Y direction.

### 6.2.3.6 Source Trajectory 4, General Pattern With Rotation





- **Description:** This source trajectory begins at SRC\_X, SRC\_Y. This trajectory traverses in a left-to-right or right-to-left direction depending on SRC X DIR (equal to DST X DIR@DST CNTL for destination rectangles, or SRC\_LINE\_X\_DIR@SRC\_CNTL for destination lines). When SRC\_WIDTH1 pixels have been consumed, SRC\_X is reset to SRC X START. When the destination advances in the Y direction, SRC X is reset to SRC X START and SRC Y is advanced in a top-to-bottom or bottom-to-top direction depending on SRC\_Y\_DIR (which is equal to DST Y DIR@DST CNTL). All further traversals in the X direction use SRC WIDTH2, instead of SRC WIDTH1 and reset to SRC X START. When SRC HEIGHT1 lines have been consumed, SRC Y is reset to SRC Y START. All further traversals use SRC HEIGHT2 instead of SRC HEIGHT1 and reset to SRC Y START when the count is exhausted. Pixels are consumed until the destination trajectory has halted. **Criterion:** SRC PATT EN@SRC CNTL==1 and SRC PATT ROT@SRC CNTL==1 and SRC LINEAR@SRC CNTL==0
- **Comments:** If the destination trajectory is rectangular, SRC\_X\_DIR and SRC\_Y\_DIR track DST\_X\_DIR@DST\_CNTL and DST\_Y\_DIR@DST\_CNTL. For lines, SRC\_LINE\_X\_DIR@SRC\_CNTL is used and the source trajectory does not advance in the Y direction.

# 6.2.3.7 Trajectory Modifier 1, SRC\_BYTE\_ALIGN

When SRC\_BYTE\_ALIGN@SRC\_CNTL is set, the source pointer skips to the next byte boundary when the destination trajectory advances in the Y direction. There is a similar bit for host data called HOST\_BYTE\_ALIGN@HOST\_CNTL. These bits are only meaningful for 1 bpp or 4 bpp data. See Section 6.2.2.3: *Host Data Consumption* for the pixel ordering.

## 6.2.3.8 Trajectory Modifier 2, DST\_POLYGON\_EN

The DST\_POLYGON\_EN affects both lines and blits.

When drawing a line, only a single pixel is drawn per scan line (this only affects X major lines). Horizontal lines are not drawn. Lines whose trajectory goes left of the left scissor are saturated to the left scissor.

When blitting, at the beginning of each destination line, an internal polygon fill flag is reset. If the polygon fill flag is reset, drawing is inhibited at the destination. For each pixel, an implicit 1 bpp polygon boundary source (this is neither a monochrome nor a color source, but an implicit third source) is read. If the result is '1' (a polygon edge) the polygon

fill flag is toggled. Both left and right edges of the polygon are inclusive. The right edge is optionally exclusive on the *mach64*CT family.

## 6.2.3.9 Trajectory Modifier 3, DP\_BYTE\_PIX\_ORDER

The DP\_BYTE\_PIX\_ORDER@DP\_PIX\_WIDTH bit affects the pixel order of both 1 bpp and 4 bpp data within a byte. This affects the source area, destination area, and host data consumption. When set, left-to-right pixel order proceeds from the least significant bit or nibble to the most significant bit or nybble within a byte. The bytewise order is unaffected. See *Section 6.2.2.3: Host Data Consumption* for the pixel ordering.

## 6.2.4 Side Effects Of Trajectories

A side effect is a change in the draw engine state after a draw operation has been completed. Typically, it refers to the trajectory pointers (the source and destination coordinates).

- The source pointer is always reset to the original SRC\_X, SRC\_Y after completion of a draw operation.
- The destination pointer is set according to the DST\_X\_TILE and DST\_Y\_TILE bits after completion of a blit operation. If DST\_X\_TILE is set, then DST\_X = original\_DST\_X + DST\_WIDTH for left-to-right destination trajectories, or DST\_X = original\_DST\_X DST\_WIDTH for right-to-left destination trajectories; otherwise, it is reset to the original DST\_X value from before the draw. This is also applicable for the DST\_Y\_TILE bit (with DST\_Y and DST\_HEIGHT).
- For lines, the final DST\_X, DST\_Y rest on the last pixel of the line. The LAST\_PEL\_ON bit specifies whether the last pixel on that line is drawn.

## 6.2.5 Source And Destination Alignment

Sources may have one of two possible alignments:

- Source alignment
- Destination alignment

**Source alignment** means that the top left corner of the source area is aligned to the top left corner of the destination area, as illustrated below:



Figure 6-10. Source Alignment

**Destination alignment** to the Nth pixel means that the top left corner of the source area is aligned to  $(X \mod N) == 0$  and  $(Y \mod N) == 0$ . There may in fact be different N values for the horizontal and vertical destination alignment.



#### Figure 6-11. Destination Alignment

Various sources and their implicit alignments are listed below:

#### Table 6-1 Source Alignment

Source	Alignment
DP_FRGD_CLR	Destination aligned
DP_BKGD_CLR	Destination aligned
Fixed 8x8 mono pattern	Destination aligned X8 Y8
Fixed 4x2 color pattern	Destination aligned X4 Y2
Fixed 8x1 color pattern	Destination aligned X8
Mono host	Source aligned
Color host	Source aligned
Any blit source (strictly linear, unbounded Y, general pattern, general pattern with rotation)	Source aligned

The strict definition of **source alignment** is that a QWORD (or DWORD depending on memory type and size) for a source-aligned source is rotated to align with the destination. No rotation occurs for destination-aligned sources.

## 6.2.6 Source and Destination Mixing Logic

A source and destination pixel may be mixed in two ways:

- A logical operation or an averaging function may be performed on the source and destination to produce a composite pixel. The process may be referred to as an ALU function, a mix function, or a ROP (raster operation).
- The color source pixel (before ALU processing) or the destination pixel can be compared to a color compare register. If the result is FALSE, the result of the ALU is written; otherwise, the destination pixel is written back to the destination (no pixel is drawn). In this manner, the source pixel can be selectively inhibited from writing to the destination.

ALU functions and compare functions may be used at the same time, but the ALU will only operate on pixels for which the compare function returns FALSE.

The available mix functions and compare functions are listed in the tables below. The ALU will mix the source and destination data with any of the functions listed. More complex functions may be accomplished with multiple passes.

The comparison functions compare a color register against the destination data at the current pixel.

• If the result of the comparison is FALSE, the result of the ALU is written to the destination; otherwise, the destination data is written to the destination.

	Mix Functions
0	not D
1	0
2	1
3	D
4	not S
5	D xor S
6	(not D) xor S
7	S
8	(not D) or (not S)
9	D or (not S)
Α	(not D) or S
В	D or S
С	D and S
D	(not D) and S
E	D and (not S)
F	(not D) and (not S)
17	(D+S) >> 1

Table 6-2	Mix and	Comparison	Functions
-----------	---------	------------	-----------

	Comparison Functions										
0	FALSE										
1	TRUE										
2	Reserved										
3	Reserved										
4	Pixel != CLR_CMP_COLOR										
5	Pixel == CLR_CMP_COLOR										
6	Reserved										
7	Reserved										

Function 17h additionally requires the DP\_CHAIN\_MASK register to be set. Each '1' in the mask will prevent the carry bit from that bit position from adding to the next bit.

## 6.2.7 Remarks On Pixel Depth

Not all pixel depths are created equal:

- 1 bpp mode is supported by the drawing engine but not by the CRTC. Therefore, 1 bpp mode can only be used in off-screen memory.
- Pitch is normally specified in multiples of 8 pixels. An additional restriction is that it must also fall on a 64-bit boundary. That implies that pitch for 1 bpp mode must be a multiple of 64 pixels, and pitch for 4 bpp mode must be a multiple of 16 pixels.
- The DP\_BYTE\_PIX\_ORDER@DP\_PIX\_WIDTH bit only affects pixel ordering within a byte. Therefore, only 1 bpp and 4 bpp modes are affected.
- All pixel depths above 8 bpp are direct color modes. 4 bpp and 8 bpp modes are pseudocolor modes.
- Packed 24 bpp mode is actually 24 bpp CRTC mode and 8 bpp draw mode with

special rotations done on DP\_FRGD\_CLR, DP\_BKGD\_CLR, DP\_WRITE\_MASK, and fixed 8x8 mono patterns. See *Drawing in Packed 24 Bit Per Pixel Mode* in Section 6.4.1.

• DP\_CHAIN\_MASK must be manually set for the destination pixel depth (this register only affects the mix function 17h, the averaging function). The following table lists the settings:

Pixel Depth	DP_CHAIN_MASK
1 bpp	N/A
4 bpp pseudocolor	0x8888
8 bpp	0x8080
15 bpp, aRGB 1555	0x4210
16 bpp, RGB 565	0x8410
24 bpp, RGB 888	0x8080
32 bpp, RGBa 8888	0x8080

### Table 6-3 DP\_CHAIN\_MASK Setting

- 15 bpp and 16 bpp modes are identical draw modes, but different DAC modes must be set (use BIOS services for mode switching so the application does not have to handle it). 15 bpp mode is always RGB 555, and 16 bpp mode is always RGB 565.
- Although pixel depths for source area, destination area, and host may be set independently, the only pixel depth conversion available is 1 bpp to any pixel depth monochrome expansion. Behavior is undefined for any other mixing and matching of pixel depths.

# 6.3 Draw Operations

This section provides specific examples of how to set up the *mach64* engine for various trajectories. Section 6.2.1 demonstrates how to set up the destination trajectory and initiate the draw operation. Section 6.2.2 demonstrates how to set up the four basic types of source trajectory. The remaining two sections show various useful draw operations.

## 6.3.1 Color Source

The solid color source is the simplest form of source data. The color for drawing the line or rectangle comes from DP\_FRGD\_CLR alone. This is done by setting the mono source to always '1'. The destination trajectory registers must also be set.

### 6.3.1.1 Drawing Lines

Line draws are performed using an 18-bit Bresenham line draw engine.

### To draw a line:

1. Set up the draw context with either a context load or many register writes.

2. Determine the direction octant so that the line trajectory will be drawn and set the DST\_X\_DIR, DST\_Y\_DIR and DST\_Y\_MAJOR bits accordingly. Also set the LAST\_PEL\_ON bit as desired (this bit only determines whether the last pixel in the line is drawn; it has no effect on the actual DST\_X, DST\_Y trajectory).

From the start and endpoints of the line, calculate all the Bresenham parameters and write them out to the registers.

$$\begin{split} DST\_BRES\_ERR &= 2*min(|dx|,|dy|) - max(|dx|,|dy|) \\ DST\_BRES\_INC &= 2*min(|dx|,|dy|) \\ DST\_BRES\_DEC &= 2*[min(|dx|,|dy|) - max(|dx|,|dy|)] \end{split}$$

3. Write out the desired number of pixels drawn to DST\_BRES\_LNTH.

Line drawing is not supported in packed 24 bpp modes.

Example Code for Drawing Lines (normal or polygon outline)

```
11
                                // DrawLine - draw a line from (x1, y1) to (x2, y2)
11
// The drawing of the last pixel in the line is determined by
// the current setting of the DST CNTL register (LAST PEL bit).
// The engine does not support lines in 24 bpp modes.
void DrawLine (short x1, short y1, short x2, short y2)
{
   short dx, dy;
   long minDelta, maxDelta;
   short x_dir, y_dir, y_major;
   dx = abs(x2 - x1);
   dy = abs(y2 - y1);
  minDelta = __min(dx,dy);
  maxDelta = __max(dx,dy);
```

```
// Determine the octant.
if (x1 < x2) x_{dir} = 1;
else x_dir = 0;
if (y1 < y2) y_dir = 0x0802;// use top/bottom for Bresenham
                            // zero sign convention
else y_dir = 0;
if (dx < dy) y_major = 4;
else y_major = 0;
// Assume that the context registers have already been set up
11
     somewhere else.
// Set the line trajectory registers and initiate.
WaitForFifo(6);
// The register read of DST_CNTL is not FIFOed, so the application
// must guarantee that there isn't a DST_CNTL somewhere in the
// write FIFO.
// If the application cannot guarantee this, then the
// application must provide a known value for DST_CNTL or
11
   insert a WaitForIdle( ) here (a wait_for_idle will slow
// overall performance).
WaitForIdle();
regw(DST_CNTL,(regr(DST_CNTL) & ~0x7) |
               (ULONG)(y_major | y_dir | x_dir));
regw(DST_Y_X, ((ULONG)x1 << 16) | y1);
regw(DST_BRES_ERR, 2 * minDelta - maxDelta);
regw(DST_BRES_INC, 2 * minDelta);
regw(DST_BRES_DEC, 2 * (minDelta - maxDelta));
regw(DST_BRES_LNTH, maxDelta + 1);
}
```

### 6.3.1.2 Drawing Rectangles

Drawing rectangles is one of the simplest of the *mach64* operations. It is also quite versatile. Below is a sample routine to draw a rectangle. You will notice that the source is not specified in the routine itself. This allows the routine to be used for solid rectangles or pattern filled rectangles. The source registers to draw a solid rectangle is given here in the main routine. Note that 24bpp is not supported in this example, but is in the SDK sample code.

#### **Example Code for Drawing Solid Rectangles**

```
//main rectangle draw
//assume engine is initialized and mode is already set
int rcolor:
               //color of rectangle
int rx;
               //top left x coordinate of rectangle
int ry;
               //top left y coordinate of rectangle
int rwidth;
               //width of rectangle
int rheight;
              //height of rectangle
WaitForFifo(2);
regw(DP_FRGD_CLR, get_color_code(rcolor);
regw(DP_SRC, BKGD_SRC_BKGD_CLR | FRGD_SRC_FRGD_CLR |
                                  MONO_SRC_ONE);
draw_rect(rx, ry, rwidth, rheight);
//end of main code
void draw_rect (int x, int y, int width, int height)
{
   WaitForFifo (4);
   // perform rectangle fill
   regw (DST_X, (unsigned long) x);
   regw (DST_Y, (unsigned long) y);
   regw (DST_HEIGHT, (unsigned long) height);
   regw (DST_WIDTH, (unsigned long) width);
}
```

Two more examples demonstrate drawing a rectangle filled with solid color data and with data provided through the HOST\_DATA registers.

**Example Code for Initiating a Solid Rectangle Fill** 

```
// Setup the draw engine context manually.
WaitForFifo(12);
regw(DP FRGD CLR, 0xFFFFFFFF);
                                 // white
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp
// Note: Background mix should be set to leave_alone when not
    being used (mono source is always_'1') because this is one
11
     of the conditions for block write to be enabled.
11
// If the memory supports block write, the rectangle fill will
    draw much faster.
11
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00000100); // mono:always_'1',
                            11
                                 frgd:DP_FRGD_CLR
regw(CLR_CMP_CNTL, 0x0000000);
                                  // disable
regw(GUI_TRAJ_CNTL, 0x00000003); // left-to-right,
top-to-bottom
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to 1023
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to 1023
// Setup the draw trajectory and initiate (write DST_OFF_PITCH
// first).
regw(DST_OFF_PITCH, ((ULONG)pitch << 22) | offset);</pre>
regw(DST_Y_X, ((ULONG)x << 16) | y);
regw(DST_HEIGHT_WIDTH, ((ULONG)width << 16) | height);</pre>
```

#### Example Code for Initiating a Rectangle Filled with Host Data

```
// Setup the draw engine context manually.
WaiForFifo(12);
regw(DP_FRGD_CLR, 0xFFFFFFFF);
                                // white
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all planes
regw(DP_PIX_WIDTH, 0x00020202);
                                  // 8 bpp
// If the foreground mix for a color host operation is set to
    paint (7), you might as well use the aperture because it
11
11
    would be faster.
// It is only worthwhile to use host operations when the ALU
     function is not trivial, or for monochrome host operations.
11
regw(DP_MIX, 0x00050003); // frgd:xor, bkgd:leave_alone
regw(DP_SRC, 0x00000200); // mono:always_'1',
```

```
// frgd:color_host
regw(CLR_CMP_CNTL, 0x0000000);
                                   // disable
regw(GUI_TRAJ_CNTL, 0x00000003); // left-to-right,
top-to-bottom
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to 1023
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to 1023
// Setup the draw trajectory and initiate (write DST_OFF_PITCH
// first).
regw(DST_OFF_PITCH, ((ULONG)pitch << 22) | offset);</pre>
regw(DST_Y_X, ((ULONG)x << 16) | y);
regw(DST_HEIGHT_WIDTH, ((ULONG)width << 16) | height);</pre>
// Calculate the amount of data to output.
numberOfPixels = (ULONG)width * height;
numberOfDwords = numberOfPixels / pixelsPerDword;
if ((numberOfPixels % pixelsPerDword)!=0) numberOfDwords++;
// Output host data.
for (i=0; i<numberOfDwords*pixelsPerDword; i+=pixelsPerDword) {</pre>
   // This inner loop can be optimized to burst in data 16 DWORDs
   11
        at a time. Only one DWORD is written at a time for
   11
        simplicity. When bursting in data, first wait for 16
   11
        free FIFO entries, then use REP MOVSD to HOST_DATA0
   11
        through HOST_DATA16
   WaitForFifo(1);
   // Output 4 pixels of 8 bpp (byte) data in left-to-right
   // order.
   regw(HOST_DATA0, pixel[i] | ((ULONG)pixel[i+1] << 8)</pre>
                               ((ULONG)pixel[i+2] << 16)
                               ((ULONG)pixel[i+3] << 24));
}
// If too much data is written, the extra data will be ignored.
// If not enough data is written, then the next write to a FIFOed
11
     register other than a HOST_DATA register will cause the
draw
11
     engine to panic, i.e. the rectangle fill will complete with
11
     a garbage color.
```

It is left as an exercise for the programmer to fill a rectangle with monochrome host data (set DP\_MONO\_SRC@DP\_SRC to "host data" and set DP\_FRGD\_SRC@DP\_SRC and DP\_BKGD\_SRC@DP\_SRC to any two valid color sources except for "host data", i.e. not color\_host).

## 6.3.2 Standard BitBlt Source

A bitblt is a **rectangle fill** that specifically uses a color blit source. There are four types of blit source trajectory, as described in Section 6.2.3: *Trajectories*. Note that the source trajectory direction always tracks the destination trajectory direction. Blit sources are always source-aligned.

## 6.3.2.3 Simple 1 to 1

The DP\_SRC register specifies the simple 1-1 bitblit. It is also important to set the SRC\_CNTL to unbounded y (simple 1-1 bitblit).

### Example Code for Initiating a Simple Blit (Unbounded Y)

```
// Use an unbounded Y source trajectory to do a rectangular blit.
// Set up the context manually.
WaitForFifo(7);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all bit planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp (depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint,
                      // bkgd:leave_alone
regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
regw(CLR_CMP_CNTL, 0x0000000); // disable
// Set up the source trajectory (remember to write SRC_OFF_PITCH
// and SRC_CNTL first).
WaitForFifo(8);
regw(SRC_OFF_PITCH, 0x20000000); // pitch:1024(depends on
                      // mode),offset:0
regw(SRC_CNTL, 0x0000000); // unbounded Y
regw(SRC_Y_X, (srcX << 16) | srcY);</pre>
regw(SRC_WIDTH1, srcWidth);
// Set up the destination trajectory and initiate blit (write
// DST_OFF_PITCH first).
regw(DST_OFF_PITCH, 0x20000000); // pitch:1024(depends on
mode),
                      // offset:0
regw(DST_CNTL, 0x0000003); // left-to-right, top-to-bottom
regw(DST_Y_X, (dstX << 16) | dstY);</pre>
regw(DST_HEIGHT_WIDTH, (dstWidth << 16) | dstHeight);</pre>
```

### 6.3.2.4 General Pattern

Using General Pattern source implies that the source and destination are different sizes. SRC\_CNTL is now set to general pattern.

```
Example Code for Initiating a Rectangle Filled with a General 2D Pattern
   // Use a general pattern source trajectory to fill a rectangle
   // with an area pattern.
   // The source area should be smaller than the destination area for
   // a visible effect.
   // Set up the context manually.
   WaitForFifo(7);
   regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
   regw(SC_TOP_BOTTOM, 0x03FF0000);// 0 to >= yes
   regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all bit planes
   regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp (depends on mode)
   regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
   regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
   regw(CLR_CMP_CNTL, 0x0000000); // disable
   // Set up the source trajectory (remember to write SRC_OFF_PITCH
   // and SRC CNTL first).
   WaitForFifo(8);
   regw(SRC_OFF_PITCH, 0x20000000); // pitch:1024(depends on
   mode),
                          // offset:0
   regw(SRC_CNTL, 0x00000001); // general pattern
   regw(SRC_Y_X, ((ULONG)srcX << 16) | srcY);</pre>
   regw(SRC_HEIGHT1_WIDTH1, ((ULONG)srcWidth << 16) | srcHeight);</pre>
   // Set up the destination trajectory and initiate blit (write
   // DST_OFF_PITCH first).
   regw(DST_OFF_PITCH, 0x20000000); // pitch:1024(depends on
   mode),
                          // offset:0
   regw(DST_CNTL, 0x00000003); // left-to-right, top-to-bottom
   regw(DST_Y_X, ((ULONG)dstX << 16) | dstY);</pre>
   regw(DST_HEIGHT_WIDTH, ((ULONG)dstWidth << 16) | dstHeight);</pre>
```

### 6.3.2.5 General Pattern With Rotation

General pattern with rotation is similar to general pattern, but allows for pattern alignment. This requires a few extra registers to be set.

#### Example Code for Initiating a Rectangle Filled with a Rotated 2D Pattern

```
// Use a general pattern source trajectory to fill a rectangle
// with a rotated area pattern.
// The source area should be smaller than the destination area for
// a visible effect.
// Set up the context manually.
WaitForFifo(7);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
reqw(SC TOP BOTTOM, 0x03FF0000); // 0 to >= yres
regw(DP_WRITE_MASK, 0xFFFFFFF);// enable all bit planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp (depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
regw(CLR_CMP_CNTL, 0x0000000); // disable
// Set up the source trajectory (remember to write SRC_OFF_PITCH
// and SRC CNTL first).
// srcXStart and srcYStart denote the top left corner of the
pattern
// srcX and srcY offset into that pattern
// srcWidth2 and srcHeight2 specify the pattern size
// srcWidth1 and scrHeight1 specify the size of the rectangle
bound
// by srcX,
// srcY, and the bottom right corner of the pattern
WaitForFifo(10);
regw(SRC_OFF_PITCH, 0x20000000); // pitch:1024(depends on
mode),
                      // offset:0
regw(SRC_CNTL, 0x00000003); // general pattern with rotation
regw(SRC_Y_X_START, ((ULONG)srcXStart << 16) | srcYStart);</pre>
regw(SRC_HEIGHT2_WIDTH2, ((ULONG)srcWidth << 16) | srcHeight);</pre>
regw(SRC_Y_X, ((ULONG)srcX << 16) | srcY);</pre>
regw(SRC_HEIGHT1_WIDTH1, ((ULONG)(srcXStart+srcWidth-srcX) <<</pre>
                16) | (srcYStart+srcHeight-srcY));
```

#### 6.3.2.6 Strictly Linear

A very simple source is the strictly linear source. The following code is very straightforward.

#### Example Code for Initiating a Blit with a Linear Source

```
// Use a linear source trajectory to fill a rectangle.
// The source area would usually be packed in an offscreen
// memory area.
// Set up the context manually.
WaitForFifo(7);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
regw(DP_WRITE_MASK, 0xFFFFFFF);// enable all bit planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp (depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
regw(CLR_CMP_CNTL, 0x0000000); // disable
// Set up the source trajectory (remember to set SRC_WIDTH1 to
// a non-zero value).
WaitForFifo(7);
regw(SRC_OFF_PITCH, 0x20000000 | offset);
                                           11
pitch:1024(depends
                            // on mode)
regw(SRC_CNTL, 0x0000004); // linear
// Set up the destination trajectory and initiate blit (write
// DST_OFF_PITCH first).
regw(DST_OFF_PITCH, 0x20000000); // pitch:1024(depends on
mode),
```

```
// offset:0
```

```
regw(DST_CNTL, 0x00000003); // left-to-right, top-to-bottom
regw(DST_Y_X, ((ULONG)dstX << 16) | dstY);
regw(DST_HEIGHT_WIDTH, ((ULON G)dstWidth << 16) | dstHeight);</pre>
```

### 6.3.3 Specialized BitBlt Source

The following examples show various examples of bitblt source while exercising the various capabilities of the color expansion circuitry in the *mach64* engine.

#### 6.3.3.1 Monochrome Expansion

Monochrome expansions are especially useful for font caching. Monochrome expansion bitblits are very efficient in terms of storing the source information. Not only is the information packed into a linear segment of memory, but each on-screen pixel only uses one bit to store its information.

#### Example Code for Initiating a Monochrome Expansion Blit

```
// Assume that there is monochrome data (eg text) stored linearly
// in off-screen memory. The data is to be expanded to a
foreground
// color, the background is to be transparent.
// Set up the context manually.
WaitForFifo(8);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to 1023
regw(SC TOP BOTTOM, 0x03FF0000); // 0 to 1023
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all bit planes
regw(DP_FRGD_CLR, 0xFFFFFFFF); // white
regw(DP PIX WIDTH, 0x00020002); // SRC:1 bpp,
                      // DST:8bpp(depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00030100); // mono:blit,
                      // frqd:DP FRGD CLR
regw(CLR_CMP_CNTL, 0x0000000); // disable
// Set up the source trajectory (remember to set SRC_WIDTH1 to
// a non-zero value).
WaitForFifo(7);
regw(SRC_OFF_PITCH, 0x20000000 | offScreenOffset); //
pitch:1024
regw(SRC_CNTL, 0x0000004);
                                     // linear
```

### 6.3.3.2 General Pattern Lines

When the destination trajectory is a line, the source trajectory behaves in almost the same fashion as for a rectangular destination trajectory. The only differences are:

- The source trajectory never advances in the Y direction (the source height is implicitly equal to one).
- The source trajectory X direction is independent of the destination X direction, and can be set by the SRC\_LINE\_X\_DIR@SRC\_CNTL.

### Example Code for Drawing Lines With a General Pattern

```
// Use a general pattern source to do a line pattern. Note that
// the source does not advance in the Y direction when the
// destination is a line.
// Set up the context manually.
WaitForFifo(7);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all bit planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp (depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
regw(CLR_CMP_CNTL, 0x0000000); // disable
// Set up the source trajectory (remember to write SRC_OFF_PITCH
// and SRC CNTL first).
WaitForFifo(11);
regw(SRC_OFF_PITCH, 0x20000000 | offset); //pitch:1024(depends
                            // on mode)
regw(SRC_CNTL, 0x00000001); // general pattern
regw(SRC_Y_X, ((ULONG)srcX << 16) | srcY);</pre>
regw(SRC_HEIGHT1_WIDTH1, ((ULONG)pattLength << 16) | 1);</pre>
```

#### 6.3.3.3 Transparent BitBlts

A transparent blit is simply a blit where a designated color (background color) from the source is inhibited from being drawn to the destination. This kind of blit is useful for copying odd-shaped objects onto a bitmapped background (games, for example). A simple blit with source compare enabled will do a transparent blit.

#### **Example Code for a Transparent Blit**

```
// Use a linear source trajectory with a transparent color to fill
// a rectangle.
// The source area would usually be packed in an offscreen memory
// area.
// Set up the context manually.
WaitForFifo(9);
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all bit planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp(depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP_SRC, 0x00000300); // mono:always_'1', frgd:blit
regw(CLR_CMP_CNTL, 0x01000005); // source compare, equality
regw(CLR_CMP_MASK, 0xFFFFFFF); // enable all planes for
                      // comparison
regw(CLR_CMP_CLR, transparentColor); // color to be transparent
// Set up the source trajectory (remember to set SRC_WIDTH1 to a
// non-zero value).
WaitForFifo(7);
```

### 6.3.4 Pattern Source

Pattern sources derive their pixel data from the contents of the pattern registers PAT\_REG0 and PAT\_REG1.

### 6.3.4.1 Fixed Patterns

Three types of fixed pattern are available:

- 4x2 color pattern.
- 8x1 color pattern.
- 8x8 monochrome pattern.

The fixed color patterns are only supported in 8 bpp mode. Fixed patterns are always destination-aligned. See Section 6.2.2 for a depiction of pattern consumption. he destination draw trajectories in the following code can be replaced by the draw rectangle routine or line draw routine in Section 6.3.1. The important registers to set are the PAT\_CNTL (in union with GUI\_TRAJ\_CNTL) and PAT\_REGs.

#### **Example Code for Rectangle Fills Using Fixed Patterns**

```
// 8x8 mono pattern
// Setup the draw engine context manually.
WaitForFifo(12);
regw(DP_FRGD_CLR, 0xFFFFFFF); // white
regw(DP_BKGD_CLR, 0x00000000); // black
regw(DP_WRITE_MASK, 0xFFFFFFF); // enable all planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp(depends on mode)
regw(DP_MIX, 0x00070007); // frgd:paint, bkgd:paint
```

```
regw(DP_SRC, 0x00010100); // mono:pattern,
                      // frgd:DP_FRGD_CLR,
                      // bkgd:DP_BKGD_CLR
regw(PAT_REG0, patternData0); // pattern data
regw(PAT_REG1, patternData1); // pattern data
regw(CLR_CMP_CNTL, 0x0000000); // disable
regw(GUI_TRAJ_CNTL, 0x01000003); // enable 8x8 mono patterns
                      // left-to-right, top-to-bottom
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
// Setup the draw trajectory and initiate.
WaitForFifo(3);
regw(DST_OFF_PITCH, ((ULONG)pitch << 22) | offset);</pre>
regw(DST_Y_X, ((ULONG)x << 16) | y);
regw(DST_HEIGHT_WIDTH, ((ULONG)width << 16) | height);</pre>
// 4x2 color pattern
// Setup the draw engine context manually.
WaitForFifo(13);
regw(DP_WRITE_MASK, 0xFFFFFFF);// enable all planes
regw(DP_PIX_WIDTH, 0x00020202); // 8 bpp(depends on mode)
regw(DP_MIX, 0x00070003); // frgd:paint, bkgd:leave_alone
regw(DP SRC, 0x00000400); // mono:always '1', frgd:pattern
regw(PAT_REG0, patternData0); // pattern data
regw(PAT_REG1, patternData1); // pattern data
regw(CLR_CMP_CNTL, 0x0000000);
                                   // disable
regw(GUI_TRAJ_CNTL, 0x02000003); // enable 4x2 color patterns
                      // left-to-right, top-to-bottom
regw(SC_LEFT_RIGHT, 0x03FF0000); // 0 to >= xres
regw(SC_TOP_BOTTOM, 0x03FF0000); // 0 to >= yres
// Setup the draw trajectory and initiate.
regw(DST_OFF_PITCH, ((ULONG)pitch << 22) | offset);</pre>
regw(DST_Y_X, ((ULONG)x << 16) | y);
regw(DST_HEIGHT_WIDTH, ((ULONG)width << 16) | height);</pre>
```

The 8x1 color pattern is left as an exercise for the programmer.

# 6.4 Miscellaneous Operations

## 6.4.1 Drawing In Packed 24 Bit Per Pixel Mode

There is no 24-bit packed draw engine mode, but there is a 24-bit packed display mode. Drawing in this mode is accomplished by setting the engine in 8 bit per pixel mode and manipulating the DST\_24\_ROT and DST\_24\_ROT\_EN bits. The following rules must be followed for drawing in this mode:

- Source and destination pitches must be set to three times the display pitch.
- All X coordinates and widths must be specified at three times the normal value. Remember that left-to-right operations begin on an R value, and right-to-left operations begin on a B value. That means that for left-to-right operations, the initial DST\_X is expressed as (X \* 3) and for right-to-left DST\_X is (X \* 3 + 2).
- Before any draw operation is initiated, the DST\_24\_ROT\_EN@DST\_CNTL must be enabled, and DST\_24\_ROT@DST\_CNTL must be set to ((DST\_X / 4) mod 6), where DST\_X is the starting DST\_X value as described above.

	DST_X (8 bpp)																											
0	1	2	3	4	5	6	7	8	9	10	11	12	12 13 14		15	16	17	18	19	20	21	22	23	24	25	26	27	
	X (24 bpp)																											
	0			1			2			3			4			5			6			7			8			
	DWORD																											
	(	0				1			2			3			4			5			6		5					
											DS	T_2	24_F	roi	۲Va	alue												
0		0	0		1	1		2	2		2	3		3	3		4	4		5	5		5	0		0		
										С	OLO	DR	СО	MP	ON	ENT	ſS											
R	G	В	R	G	В	R	G	В	R	G	В	R	G	В	R	G	В	R	G	В	R	G	В	R	G	В	R	

In the above table:

- X is the desired X coordinate in packed 24 bpp mode.
- **DST\_X** is the value that you actually write to the draw engine (remember to start on an R component on left-to-right operations, and on a B component for right-to-left operations).
- The **DWORD** and **color components** rows show how memory is actually laid out in relation to pixel data.
- The **DST\_24\_ROT** row shows the value to place in the DST\_24\_ROT@DST\_CNTL field before initiating a draw operation. Use the leftmost DST\_24\_ROT number in the

column for left-to-right operations, and the rightmost number for right-to-left operations.

• The **DST\_24\_ROT** value is simply the (DWORD-value-of-the-starting-byte mod 6).

### Notes:

- The **rotation enable bit** only affects DP\_FRGD\_CLR, DP\_BKGD\_CLR, DP\_WRITE\_MASK, and fixed 8x8 mono patterns. Colors and masks are rotated appropriately, keying on the DST\_24\_ROT value.
- The line draw engine does not function in 24 bpp packed mode.
- Any other monochrome source other than fixed 8x8 monochrome patterns are only supported if the application sets up that monochrome source such that each bit in the monochrome source is expanded to 3 bits (one for each of R, G, and B).
- Polygons are only supported if the host manually draws the polygon boundary lines, only drawing one *pixel component* (the leftmost one -- R) per scan line, as opposed to one pixel per scan line.

### Example Code for Drawing a Solid Rectangle in Packed 24 Bit Mode

```
// This procedure will fill a packed 24 bpp rectangle with a
// 24 bit color.
VIOD FillRect24(x, y, width, height, color)
   short x,y;
   USHORT width, height;
   ULONG color;
{
   USHORT rotation;
   // Setup the draw engine context manually.
    WaitForFifo(12);
   regw(DP_FRGD_CLR, color); // set rectangle color
   regw(DP_WRITE_MASK, 0x00FFFFFF); // enable all planes
   regw(DP_PIX_WIDTH, 0x00020202); // must be set to 8 bpp
   regw(DP_MIX, 0x00070003); // frgd:paint,
                            // bkgd:leave alone
   regw(DP_SRC, 0x00000100); // mono:always_'1',
                            // frgd:DP_FRGD_CLR
   regw(CLR_CMP_CNTL, 0x0000000); // disable
   regw(SC_LEFT_RIGHT, 0x0BFF0000); // 0 to (1024 * 3 - 1)
   regw(SC_TOP_BOTTOM, 0x0BFF0000); // 0 to (1024 * 3 - 1)
```

## 6.4.2 Scissoring and Masking

Drawing may be inhibited outside a rectangular region by setting the scissor registers — SC\_LEFT, SC\_RIGHT, SC\_TOP, and SC\_BOTTOM. Scissors are inclusive on all edges. Therefore, to include the whole screen, left and top scissors should be set to 0, and right and bottom scissors should be set to (xres - 1) and (yres - 1) respectively. Note that a scissored draw operation draws at the same speed as an unscissored one. Drawing behavior is undefined for any objects drawn outside the device coordinate space, whether they are scissored or not. The device coordinate space is -4096 to +4095 in the X direction, and -16384 to +16383 in the Y direction.

Bits within a particular pixel may be selectively inhibited by setting the DP\_WRITE\_MASK register. This function can be useful for manipulating (or leaving alone) a pixel alpha channel.

## 6.4.3 Hardware Cursor

The *mach64* hardware cursor is similar in function to the *mach32* hardware cursor. Each cursor pixel is defined by a 2-bit field with the definition below:

Pixel Value	Meaning
00	Cursor color 0
01	Cursor color 1
10	Transparent
11	Complement - Note that in pseudocolor modes, some <i>mach64</i> board implementations will complement the index and others will complement the LUT lookup value.

Note that if the DAC supports a hardware cursor, it is preferable to use the DAC's cursor. Consult the manufacturer's DAC specification for programming information.

**Cursor pitch** is always 64 pixels. That is, each scan line of the hardware cursor definition is defined with 64\*2 bits (16 bytes) of data, regardless of the actual cursor width. The pixel definition is specified in Intel order. The first pixel is defined in the low-order 2 bits of the low-order byte in memory. Each cursor scan line definition resides back-to-back in memory.

**Cursor colors** are defined by CUR\_CLR0 and CUR\_CLR1. Note that for *pseudo color modes*, the colors are specified in color indices, and for *direct color modes*, the colors are specified in 24-bit true color. The meaning of other registers is illustrated below:



Figure 6-2. Hardware cursor position

The screen position of the top left corner of the displayed cursor is specified by CUR\_HORZ\_VERT\_POSN. Care must be taken when the cursor hot spot is not the top left corner and the physical cursor position becomes negative. The *mach64* will not display the cursor at all if either the horizontal or vertical cursor position is negative.

- If X becomes negative, the cursor manager must adjust the CUR\_HORZ\_OFFSET to a larger number and saturate CUR\_HORZ\_POSN to zero.
- If Y becomes negative, CUR\_VERT\_OFFSET must be adjusted to a larger number, CUR\_OFFSET must be adjusted to point to the appropriate line in the cursor definition, and CUR\_VERT\_POSN must be saturated to zero.

Example Code for Enabling, Disabling and Moving the Hardware Cursor

```
11
      _____
// EnableHWCursor - turn on the hardware cursor
VOID EnableHWCursor(VOID)
{
   iow16(GEN_TEST_CNTL, GEN_TEST_CNTL_0,
        ior16(GEN_TEST_CNTL, GEN_TEST_CNTL_0) | 0x80);
}
// _____
// DisableHWCursor - turn off the hardware cursor
VOID DisableHWCursor(VOID)
{
   iow16(GEN_TEST_CNTL, GET_TEST_CNTL_0,
        ior16(GEN_TEST_CNTL, GEN_TEST_CNTL_0) & (~0x80L));
}
11
        _____
// SetHWCursorPos - set the hardware cursor position relative to
// hotspot
// It is assumed that the cursor has been previously defined
// linearly in off-screen memory with a pitch of 64 pixels (16
// bytes, or 2 QWORDs).
// CUR OFFSET = QWORD offset of cursor definition in graphics
// memory
// CUR_HORZ_OFF = 64 - cursorWidth
// CUR_VERT_OFF = 64 - cursorHeight
VOID SetHWCursorPos(short x, short y)
{
   USHORT curHorzOff, curVertOff;
```
```
ULONG curOffset;
static BOOL prevViolation=FALSE;
BOOL violation = FALSE;
curOffset = cur.offset;
// Check for coordinate violations.
if ((x - cur.hotSpot.x) < 0) {
    curHorzOff = 64 - cur.width - (x - cur.hotSpot.x);
    \mathbf{x} = 0;
    violation = TRUE;
} else curHorzOff = 64 - cur.width;
if ((y - cur.hotSpot.y) < 0) {
    curVertOff = 64 - cur.height - (y - cur.hotSpot.y);
    curOffset = cur.offset + (cur.hotSpot.y - y) * 2;
    y = 0;
    violation = TRUE;
} else curVertOff = 64 - cur.height;
if (violation || prevViolation) {
    regw(CUR_OFFSET, curOffset);
    regw(CUR_HORZ_VERT_OFF, ((ULONG)curVertOff << 16)
                                     curHorzOff);
}
prevViolation = violation;
// Set the cursor position.
regw(CUR_HORZ_VERT_POSN, ((ULONG)y << 16) | x);</pre>
```

}

This page intentionally left blank.

## 7.1 Introduction

This chapter contains several advanced topics on using the mach64.

# 7.2 Polygons

The *mach64* uses an alternate-fill algorithm for polygon filling. Polygon fills are simply rectangle fills with the DST\_POLYGON\_EN@DST\_CNTL bit set. At the beginning of each destination scan line, an internal polygon fill flag is reset. Whenever this flag is in a reset state, drawing is inhibited. The polygon boundary source (this source is implicit and is established by using the blit source registers) is consumed, providing polygon boundary data. Whenever a polygon edge is detected, the internal polygon fill flag is toggled. Only rectangular destinations proceeding in a left-to-right and top-to-bottom direction are supported for polygon filling.

Polygon edges are inclusive on both left and right sides when filling. On the *mach64*CT, the right edge may be optionally inclusive or exclusive.

Note that any monochrome or color sources may be selected in the pixel data path except for blit sources (because the blit source registers are used to configure the polygon source trajectory) when polygon filling. Polygon boundary source is only meaningful when configured to 1 bpp pixel depth (set this with DP\_SRC\_PIX\_WIDTH@DP\_PIX\_WIDTH).

Polygon boundaries are created by drawing lines in 1 bpp mode with the DST\_POLYGON\_EN@DST\_CNTL bit set. This bit causes a maximum of one pixel per scan line to be drawn (horizontal lines are not drawn at all), and lines exceeding the left scissor boundary are saturated to the left scissor. Note that the pitch for the 1 bpp polygon outlines must be aligned along 64-pixel boundary.

#### To draw a polygon:

1. Clear the off-screen area where the 1 bpp polygon outlines are to be drawn.

2. Set the mix to XOR (this takes care of the degenerate case where two polygon boundary lines culminate in a vertical peak), enable the DST\_POLYGON\_EN bit, and draw all the polygon outline lines in 1 bpp from top to bottom with LAST\_PEL\_OFF.

- 3. Set up the blit source registers to point to the polygon outline area.
- 4. Fill the polygon bounding rectangle.

#### Example Code for Drawing a General Polygon

```
// Procedure to draw a polygon from a set of vertices. It is
    assumed that the vertices form an open-ended polygon (which
11
11
     will be closed by the procedure).
typedef struct tagPOINT {
    short x,y;
} POINT;
typedef struct tagBOX {
    short x, y;
    USHORT width, height;
} BOX;
// This routine will fill a polygon with a solid color. The host
// application may in fact use any mono/color source combination
11
     except for blit sources.
VOID DrawPolygon(lpPoints, nPoints, color)
   POINT lpPoints[];
                           // list of vertices
   USHORT nPoints;
                           // number of vertices
   ULONG color;
                           // color to fill the polygon with
{
   BOX bound;
   USHORT pitch, i, nextPoint;
   // First get the bounding box of the polygon vertices.
   GetBoundingBox(lpPoints, nPoints, &bound);
   // Calculate 1 bpp pitch.
   pitch = bound.width / 8;
   if ((bound.width % 8)!=0) pitch++;
                                         // round up nearest
                                              multiple of 8
                                         11
   while ((pitch % 8)!=0) pitch++;
                                         // in 1 bpp mode, pitch
                                             must be a multiple
                                         11
                                         11
                                              of 64 pixels
```

```
Polygons
```

```
// Clear a 1 bpp area of off-screen memory.
WaitForFifo(11);
regw(GUI_TRAJ_CNTL, 0x0000003);
                                     // left-to-right,
                                      11
                                           top-to-bottom
regw(DP_WRITE_MASK, 0xFFFFFFFF);
                                     // enable all planes
regw(DP PIX WIDTH, 0x0000000);
                                      // 1 bpp
regw(DP_MIX, 0x00010001);
                                      // frqd:zero
regw(DP_SRC, 0x0000100);
                                      // mono:always_'1',
                                           frgd:DP_FRGD_CLR
                                      11
                                      // disable
regw(CLR_CMP_CNTL, 0x0000000);
regw(SC_LEFT_RIGHT, ((ULONG)(bound.width-1) << 16));</pre>
regw(SC_TOP_BOTTOM, ((ULONG)(bound.height-1) << 16));</pre>
regw(DST_OFF_PITCH, ((ULONG)pitch << 22) | offScreenOffset);</pre>
regw(DST_Y_X, 0x0000000);
regw(DST_HEIGHT_WIDTH, ((ULONG)bound.width << 16)
                                             bound.height);
// Set the context for polygon line drawing.
WaitForFifo(3);
regw(DST_CNTL, 0x00000040);
                                     // DST_POLYGON_EN,
                                      11
                                           DST_LAST_PEL_OFF
regw(DP_MIX, 0x00050005);
                                      // D xor S
regw(DP_FRGD_CLR, 0xFFFFFFF);
                                      // white
// Draw the polygon outlines.
for (i=0; i<(nPoints-1); i++) {</pre>
   nextPoint = (i+1) % nPoints;
   // Draw only top to bottom lines.
   if (lpPoints[i].y > lpPoints[nextPoint].y) {
      DrawLine(lpPoints[nextPoint].x - bound.x,
                lpPoints[nextPoint].y - bound.y,
                lpPoints[i].x - bound.x,
                lpPoints[i].y - bound.y);
   } else {
      DrawLine(lpPoints[i].x - bound.x,
                lpPoints[i].y - bound.y,
                lpPoints[nextPoint].x - bound.x,
                lpPoints[nextPoint].y - bound.y);
   }
```

}

```
// Set the context for the polygon blit.
WaitForFifo(14);
regw(DST_CNTL, 0x00000043);
                                // DST_POLYGON_EN,
                                11
                                     DST_LAST_PEL_OFF
regw(DP_MIX, 0x00070007);
                                // frgd:paint, bkgd:paint
regw(DP_SRC, 0x0000100);
                                // mono:always_'1',
                                11
                                     frgd:DP_FRDG_CLR
regw(DP_PIX_WIDTH, 0x00020002);// src:1 bpp, dst:8 bpp
regw(DP_FRGD_CLR, color);
                                // set polygon color
regw(SC_LEFT_RIGHT,((ULONG)(bound.x+bound.width-1) << 16)</pre>
                                       bound.x);
regw(SC_TOP_BOTTOM,((ULONG)(bound.y+bound.height-1) << 16)</pre>
                                       bound.y);
// Set the source trajectory to point to outline area
11
     (unbounded Y).
regw(SRC_CNTL, 0x0000000);
regw(SRC_OFF_PITCH, ((ULONG)pitch << 22) | offScreenOffset);</pre>
regw(SRC_Y_X, 0x0000000);
regw(SRC_WIDTH1, bound.width);
// Blit it.
regw(DST_OFF_PITCH, ((ULONG)dstPitch << 22) | screenOffset);</pre>
regw(DST_Y_X, ((ULONG)bound.x << 16) | bound.y);</pre>
regw(DST_HEIGHT_WIDTH, ((ULONG)bound.width << 16)</pre>
                                       bound.height);
```

}

# 7.3 Scrolling and Panning

Scrolling and panning of the display area to the limits of the draw area can be simply done by changing the value of CRTC\_OFFSET@CRTC\_OFF\_PITCH.

Note that offset has a granularity of 64 bits, which means that horizontal panning will be more "jerky" at lower pixel depths than at higher pixel depths.

```
Example Code for Calculating CRTC_OFFSET from X and Y Coordinates
```

```
// A display area shows a window to a larger desktop.
// dispOffset is the QWORD offset to the top left corner of the
// desktop pitch*8 is the width of the desktop in pixels
// x,y is the coordinate pair which offsets into the desktop.
// This desktop coordinate pair will be the top left corner of the
// display region.
// Calculate the new CRTC offset from x,y. X must fall on a QWORD
// boundary.
crtcOffset = dispOffset + (y * pitch*8 + x) / pixelsPerQword;
regw(CRTC_OFF_PITCH, ((ULONG)pitch << 22) | crtcOffset);</pre>
```

# 7.4 CRT Synchronization and Animation

For smooth animation, it is necessary to inhibit drawing to areas of the screen that are currently being scanned by the CRT controller. Failure to take necessary precautions will cause flickering or tearing effects on the animated object. Outlined below are several possible strategies that can be used for smooth animation.

## 7.4.1 Double Buffering (Memory)

Two areas of screen memory are allocated, each big enough for an entire display screen. While one memory area is being displayed, the other is updated, thus avoiding any collision between the CRTC and the draw engine. The system timer or the CRTC vertical line counter can be used to generate interrupts at constant time intervals.

#### In the interrupt service routine:

1. Wait-for-idle to ensure that the draw engine is not in the middle of drawing.

2. Set CRT\_OFFSET to toggle to the memory area to display. The display will not change until the CRTC vertical counter resets to the top of the display area.

3. Wait for the display to change, i.e. wait for the CRTC vertical counter to reset to zero. If a CRTC vertical line count interrupt is used, then this step may be omitted.

4. Signal the mainline application that buffers have toggled.

#### In the mainline application:

1. Disable interrupts.

2. Draw the new frame into the draw buffer area. The application may use its own strategy to do this, either clearing the draw buffer and drawing from scratch, or updating the frame deltas.

3. Enable interrupts.

4. Wait for a signal from the interrupt service routine that buffers have toggled.

The buffer switching may also be done in the main line application, and using the system timer to switch buffers is optional. The advantage to using the system timer is a constant frame rate.

During application development, the programmer can omit steps 1 and 3 in the mainline to determine whether or not the desired frame rate can be accomplished. If not, flickering will occur.

## 7.4.2 Double Buffering (Palette)

The palette-driven double buffer is just a specialized case of the double buffer scheme described above. In 8 bpp mode, two memory areas can be allocated and overlaid on top of each other, each 4 bpp deep. The palette must be defined such that the lower four bits and the upper four bits specify the same 16 colors. The same algorithm is used as above, except that DAC\_MASK is used to switch the displayed area (instead of CRTC\_OFFSET), and DP\_WRITE\_MASK is used to write to the non-displayed area (instead of DST\_OFFSET).

## 7.4.3 Single Buffering (Synchronized)

Simple animations (small update areas) may be accomplished with a single buffer with no flickering or tearing by refraining from drawing until the CRTC vertical line count is within a certain range. The vertical line count can be polled by reading CRTC\_CRNT\_VLINE@CRTC\_VLINE\_CRNT\_VLINE or it can be interrupt-driven by setting CRTC\_VLINE\_INT\_EN@CRTC\_INT\_CNTL and

CRTC\_VLINE@CRTC\_VLINE\_CRNT\_VLINE. Once the CRTC is scanning the desired range, the application must attempt to draw all that it must draw before the CRTC scan encroaches upon the draw area.

This method does not use up that much memory, but cannot update large areas of the screen without flicker.

Interrupts from the *mach64* chip are not recommended because ISA systems cannot share interrupts, and commonly run out of IRQ levels. Any program that uses interrupts must have a fall back mechanism for interrupt disabled configurations.

## 7.4.4 Single Buffering (Delta Framing)

**Delta framing** is a method of achieving flicker-free animation without CRT synchronization. Only the changes from one frame to the next are drawn on the screen. The animation will be flicker-free because no undrawing is ever done. Tearing will occur, but the effects will be minimal given the draw rate.

- 1. Calculate the bounding box of a region on the screen that is changing.
- 2. Construct this region for the next frame in off-screen memory.
- 3. Blit the region to on-screen.

This method becomes very complex if many (overlapping) regions are changing from one frame to the next.

# 7.5 Manual Mode Switching And Custom CRT Modes

## 7.5.1 Manual Mode Switching

Mode switching by manual means is not recommended. If for some reason this cannot be avoided, perform the following:

1. *mach64* subsystems must always be configured with a non-volatile storage system for storing mode and monitor information. The application programmer must detect what kind of non-volatile storage is on board and access it appropriately to retrieve mode information. The most common configuration uses an EEPROM. Consult the manufacturer's EEPROM data sheet. See *Appendix B, EEPROM Map,* for a possible storage mapping of the EEPROM and section 7.8 for information on how to access the EEPROM.

2. Set the accelerator CRTC using the information retrieved in step 1.

3. Detect the type of DAC used by reading the CONFIG\_STAT0 register. Additional detection may be required for DACs that are upward compatible with the supported DAC types. Consult the manufacturer's DAC data sheet.

4. Initialize the DAC to the appropriate pixel depth and mode using DAC\_CNTL and DAC\_REGS. Consult the appropriate manufacturer's DAC data sheet.

5. Switch from VGA mode to accelerator mode by setting the CRTC\_EXT\_DISP\_EN bit in the CRTC\_GEN\_CNTL register.

Additional material suitable for developers of non-DOS operating system drivers is available from ATI's Developer Relations group. Please call the number on the front of this manual.

#### 7.5.2 Designing A Custom CRT Mode

The following illustration shows how the CRTC and overscan registers correspond to an actual video mode. The actual addressable display area is bounded by H\_DISP and V\_DISP. All registers are referenced to the upper left corner of the display area.



Figure 7-1. Actual video mode

The relationships between CRTC and monitor parameters are listed in the following tables:

Symbol Definitions							
PCLK	pixel clock rate (Hz)						
T <sub>PCLK</sub>	pixel clock period (sec)						
H <sub>RES</sub>	horizontal displayed resolution (pixels)						
H <sub>SYNC</sub>	horizontal sync rate (Hz)						
H <sub>FP</sub>	horizontal front porch (sec)						
H <sub>BP</sub>	horizontal back porch (sec)						
H <sub>SWID</sub>	horizontal sync width (sec)						
H <sub>ACTIVE</sub>	horizontal active time (sec)						
H <sub>BLANK</sub>	horizontal blank time (sec)						

Symbol Definitions (Continued)							
V <sub>RES</sub> vertical displayed resolution (pixels)							
V <sub>SYNC</sub>	vertical sync rate (Hz)						
V <sub>FP</sub>	vertical front porch (sec)						
V <sub>BP</sub>	vertical back porch (sec)						
V <sub>SWID</sub>	vertical sync width (sec)						
V <sub>ACTIVE</sub>	vertical active time (sec)						
V <sub>BLANK</sub>	vertical blank time (sec)						

Monitor Parameter to CRTC Parameter Conversions					
H_DISP	H <sub>RES</sub> / 8 - 1				
H_TOTAL	PCLK / H <sub>SYNC</sub> / 8 – 0.5				
H_SYNC_WID	H <sub>SWID</sub> * PCLK / 8 + 0.5				
H_SYNC_STRT	(H <sub>RES</sub> + H <sub>FP</sub> * PCLK + 0.5) / 8 – 1				
V_DISP	V <sub>RES</sub> – 1				
V_TOTAL	$H_{SYNC} / V_{SYNC} - 0.5$				
V_SYNC_WID	V <sub>SWID</sub> * H <sub>SYNC</sub> + 0.5				
V_SYNC_STRT	V <sub>RES</sub> + V <sub>FP</sub> * H <sub>SYNC</sub> – 0.5				

CR	CRTC Parameter to Monitor Parameter Conversions							
H <sub>RES</sub>	(H_DISP + 1) * 8							
H <sub>SYNC</sub>	PCLK / (H_TOTAL + 1) / 8							
H <sub>SWID</sub>	H_SYNC_WID * 8 / PCLK							
H <sub>FP</sub>	(H_SYNC_STRT – H_DISP) * 8 / PCLK							
H <sub>BP</sub>	(H_TOTAL – H_SYNC_STRT – H_SYNC_WID) * 8 / PCLK							
H <sub>BLANK</sub>	(H_TOTAL – H_DISP) * 8 / PCLK							
H <sub>ACTIVE</sub>	(H_DISP + 1) * 8 / PCLK							
V <sub>RES</sub>	V_DISP + 1							
V <sub>SYNC</sub>	H <sub>SYNC</sub> / (V_TOTAL + 1)							
V <sub>SWID</sub>	V_SYNC_WID / H <sub>SYNC</sub>							
V <sub>FP</sub>	(V_SYNC_STRT – V_DISP) / H <sub>SYNC</sub>							
V <sub>BP</sub>	(V_TOTAL – V_SYNC_STRT – V_SYNC_WID) / H <sub>SYNC</sub>							
V <sub>BLANK</sub>	(V_TOTAL – V_DISP / H <sub>SYNC</sub>							
V <sub>ACTIVE</sub>	(V_DISP + 1) / H <sub>SYNC</sub>							

Note that PCLK, H\_DISP, H\_TOTAL, H\_SYNC\_WID, H\_SYNC\_STRT, V\_DISP, V\_TOTAL, V\_SYNC\_WID, V\_SYNC\_STRT, HRES, and VRES are **integer** values. All the other parameters are **real**.

Refer to *Appendix C, CRTC Parameters* for listings of parameters for standard display modes.

Pixel clocks may be chosen from the ATI18818 clock chip. Refer to *Appendix D, Clock Chip Reference* for more details.

#### Example CRTC Calculation for 640x480 60 Hz Non-interlaced

```
Hpol = negative polarity
Vpol = negative polarity
CRTC calculations:
_____
           = (Pclk / Hsync / 8) - 0.5
H TOTAL
           = (25.18 MHz / 31.469 KHz / 8) - 0.5
           = 99.52 = 63h
          = Hres / 8 - 1 = 640 / 8 - 1
H DISP
           = 79 = 4fh
H_SYNC_STRT = (Hres + Hfp * Pclk + 0.5) / 8 - 1
           = (640 + 0.953 usec * 25.18 MHz + 0.5) / 8 - 1
            = 82.06 = 52h
H_SYNC_WID = (Hswid * Pclk) / 8 + 0.5
           = (3.813 usec * 25.18 MHz) / 8 + 0.5
            = 12.50 = 0ch -> 0ch + 20h (- polarity) = 2ch
V TOTAL
          = (Hsync / Vsync) - 0.5
           = (31.469 KHz / 59.94 Hz) - 0.5
           = 524.51 = 20ch
          = Vres -1 = 479 = 1dfh
V DISP
V_SYNC_STRT = Vres + Vfp * Hsync - 0.5
            = 480 + 0.350 msec * 31.469 KHz - 0.5
           = 490.51 = 1eah
V_SYNC_WID = (Vswid * Hsync) + 0.5
            = (0.064 msec * 31.469 KHz) + 0.5
            = 2.51 = 02h \rightarrow 02h + 20h (- polarity) = 22h
CLOCK_CNTL = 14h (clock chip selection 4, divide by 2)
```

Note that the clock chip selection value depends on the type of clock chip used on the *mach64* card.

## 7.6 Interrupts

The mach64 is able to generate hardware interrupts under a variety of conditions:

- Interrupt on command FIFO overflow (BUS\_CNTL)
- Interrupt on host data error (BUS\_CNTL)
- Interrupt on CRTC vertical blank (CRTC\_INT\_CNTL)
- Interrupt on CRTC vertical line count == CRTC\_VLINE (CRTC\_INT\_CNTL)

To enable interrupts, the application must follow the steps below:

1. Disable interrupt generation with a CLI instruction.

2. Re-vector the interrupt vector to the interrupt service routine, remembering to save the old interrupt vector. Prior knowledge of which IRQ line the *mach64* board is wired to is required. Typically, the cascaded IRQ 2 is used (which is actually IRQ 9), so interrupt 0x71 must be re-vectored in the vector table. This particular IRQ level is not guaranteed and may in fact be another IRQ or disabled altogether.

3. Read the interrupt mask from the 8259 interrupt controller and save it. This value must be restored on program termination. Enable the appropriate IRQ in the mask (by zeroing the corresponding bit) and write this value back to the 8259. Remember that if IRQ 2-cascade is used, both the primary and secondary 8259 interrupt masks must be programmed (bit 2 of the primary, and bit 1 of the secondary).

4. Enable interrupts with an STI instruction.

5. Clear the appropriate acknowledge bit of the desired interrupt source and enable the interrupt (in BUS\_CNTL or CRTC\_INT\_CNTL).

In the interrupt service routine:

1. Read the appropriate interrupt status bit to determine what caused the interrupt. If a cause cannot be found, then chain the interrupt to the old interrupt vector, otherwise proceed with the appropriate action.

2. Acknowledge the *mach64* (BUS\_CNTL or CRTC\_INT\_CNTL).

3. Acknowledge the 8259 interrupt controller. Remember that if IRQ 2-cascade is used, both primary and secondary controllers must be acknowledged.

To disable interrupts:

- 1. Disable the *mach64* interrupt.
- 2. Disable interrupts with CLI.
- 3. Restore the 8259 interrupt masks.
- 4. Restore the interrupt vector table.
- 5. Enable interrupts with STI.

It is not recommended that interrupts be used in retail software applications because ISA-based systems tend to be fully loaded with hardware-interruptible devices, and ISA interrupts are not shareable. Also, some *mach64* boards may not be interrupt configurable. Any application that uses interrupts must have a fall back mechanism that does not use interrupts (i.e. polling).

# 7.7 Off-Screen Memory Management

Off-screen memory management is a requirement for any real application that directly uses the accelerator. Hardware cursor definitions, context save areas, font caches, and bitmap caches are all kept in off-screen memory. Independent source and destination pitches and offsets, and a linear source trajectory facilitate implementation of an off-screen memory manager.

Memory can be allocated in linear chunks, aligned to 64-bit boundaries.

A simple cache manager is shown below:

#### Example Code for an Off-screen Memory Manager

```
#define CACHE_INITIALIZE 0x0001
#define CACHE_ZERO 0x0002
typedef struct tagCacheInfo {
    ULONG qOffset; // QWORD offset
    ULONG qSize; // size in QWORDS
    ULONG nPixels; // size in pixels (may be less than Qsize)
    BOOL empty; // is item empty or full?
    struct tagCacheInfo FAR *nextCache; // next cache item
} CacheInfo;
```

```
// Host application must initialize pixPerQword, pitch,
// cacheQOffset, cacheQSize, cacheQRemain.
USHORT pixPerQword;
                            // pixels per QWORD for the current
                            11
                                 mode
USHORT pitch;
                            // graphics mode pitch
ULONG cacheQOffset;
                            // offset to beginning of cache area
ULONG cacheQSize;
                            // total cache size in QWORDS
ULONG cacheQRemain;
                            // remaining unused cache in QWORDS
CacheInfo *cacheHead=NULL; // pointer to first cache element
CacheInfo *cacheTail=NULL; // pointer to last cache element
char FAR errorString[256]="";// put error messages here
11
// AllocCache
11
// Description:
// Allocate an area in off-screen memory for application usage.
11
// Parameters:
11
      nPixels
                      Number of pixels requested.
11
      lpPixels
                     Pointer to pixel data (must be compatible
11
                        with device).
      cFlags Cache flags.
11
                      CACHE_INITIALIZE Load cache just
11
11
                                           allocated with pixel
11
                                           data.
                                         Zero the cache area
11
                      CACHE_ZERO
                                           just allocated.
11
11
// Return value:
      On success, returns the QWORD offset of the cache area
11
11
      relative to the base of graphics memory. Returns
11
      0xFFFFFFFF if the call failed.
11
// Comments:
      This routine will allocate a cache area rounded up to the
11
11
      nearest scan line.
```

```
ULONG AllocCache(nPixels, lpPixels, cFlags)
   ULONG nPixels;
   VOID HUGE *lpPixels;
   USHORT cFlags;
{
   CacheInfo *cachePtr;
   ULONG qSize; // size in QWORDS of cache area
   ULONG dSize; // size in DWORDS of cache area requested
   ULONG lSize; // size in scan lines of cache area
   ULONG qPerLine; // number of QWORDS per line
   // Calculate the number of QWORDS needed.
   gSize = nPixels / pixPerQword;
   if ((nPixels % pixPerQword)!=0) qSize++;
   dSize = qSize * 2;
   // Round up to the nearest number of lines (this is optional;
   // this needs to be done if the application is going to blit
   // from screen to off-screen cache, because it's easier to
   // manage, as there are no linear destination trajectories,
   // only rectangular ones).
   qPerLine = ((pitch * 8) / pixPerQword);
   lSize = qSize / qPerLine;
   if ((qSize % qPerLine)!=0) lSize++;
   // Calculate how many gwords that is.
   qSize = lSize * qPerLine;
   // First, check to see if there are any empty entries in
   // the chain.
   for (cachePtr=cacheHead; cachePtr!=NULL;
       cachePtr=cachePtr->nextCache) {
       if (cachePtr->empty && qSize<=cachePtr->qSize) {
           cachePtr->nPixels = nPixels;
           cachePtr->empty = FALSE;
          if ((cFlags & CACHE_INITIALIZE) && lpPixels!=NULL) {
              Host2Screen(lpPixels, cachePtr->qOffset, dSize);
          } else if (cFlags & CACHE_ZERO) {
              FillRect (pitch, cachePtr->qOffset, 0L, 0, 0,
                        pitch*8, (USHORT)lSize);
          }
```

```
return cachePtr->qOffset;
    }
}
if (cacheQRemain < qSize) {
   sprintf(errorString,"AllocCache: Not enough off-screen
    memory\n");
   return 0xFFFFFFF;
}
// Create a new cache entry.
if (cacheHead==NULL) {
    cacheHead = malloc(sizeof(CacheInfo));
    if (cacheHead==NULL) {
   sprintf(errorString,"AllocCache: Out of heap space\n");
        return 0xFFFFFFF;
    }
    cacheTail = cacheHead;
} else {
    cacheTail->nextCache = malloc(sizeof(CacheInfo));
    if (cacheTail->nextCache==NULL) {
   sprintf(errorString,"AllocCache: Out of heap space\n");
        return 0xFFFFFFF;
    }
    cacheTail = cacheTail->nextCache;
}
cacheTail->qOffset = cacheQSize - cacheQRemain +
                                     + cacheQOffset;
cacheTail->qSize = qSize;
cacheTail->nPixels = nPixels;
cacheTail->empty = FALSE;
cacheTail->nextCache = NULL;
cacheQRemain -= qSize;
if ((cFlags & CACHE_INITIALIZE) && lpPixels!=NULL) {
    Host2Screen(lpPixels, cacheTail->qOffset, dSize);
} else if (cFlags & CACHE_ZERO) {
    FillRect(pitch, cacheTail->qOffset, 0L, 0, 0,
             pitch*8, (USHORT)lSize);
}
return cacheTail->qOffset;
```

}

```
11
         -----
// FreeCache
11
// Description:
11
     Releases a cache area previously allocated with AllocCache
11
// Parameters:
11
     qOffset QWORD offset of cache area from base of graphics
11
     memory.
11
// Comments:
11
     This routine just tags the area as empty and available for
11
     re-use.
11
     Garbage collection is not done here.
VOID FreeCache(qOffset)
  ULONG qOffset;
{
  CacheInfo *cachePtr;
  for
        (cachePtr=cacheHead; cachePtr!=NULL;
                          cachePtr=cachePtr->nextCache) {
        if (cachePtr->qOffset==qOffset) {
           cachePtr->empty = TRUE;
           return;
        }
  }
}
11
           _____
// LargestCacheBlock
11
// Description:
11
     Returns the size in QWORDS of the largest empty cache
11
     block.
ULONG LargestCacheBlock(VOID)
{
  CacheInfo *cachePtr;
  ULONG biggest=0;
```

It is left as an exercise for the programmer to devise a garbage collect, flush cache (free all), and modify cache data routine.

# 7.8 Boot - Time Initialization

This section describes the registers required to initialize a *mach64* after power-up. All boot-time initialization is performed in the adapter ROM.

- The scratch registers, **SCRATCH\_REG0** and **SCRATCH\_REG1**, may be used at the adapter ROM's discretion, with the exception of the lower 7 bits of SCRATCH\_REG1. These bits are used to communicate ROM segment location to applications, and must be initialized at boot-time. Typically, installed mode information and other flags are stored in the other bits.
- **BUS\_CNTL** is used to configure the *mach64* bus interface unit and to control FIFO error and host error interrupts. At boot time, all interrupts should be disabled and the bus interface unit must be programmed appropriately for the type of host expansion bus. In determining the appropriate initialization values, the safest values should be used first, and incrementally reduced until minimum safe values are discovered.
- **MEM\_CNTL** is used to configure the memory interface unit. Memory size must be determined by the adapter ROM and written appropriately. Initial memory boundary information should be stored in the non-volatile storage area. All other configuration bits are first determined empirically using the methods described for BUS\_CNTL, and later hard-coded for particular memory configurations.
- **GEN\_TEST\_CNTL** is used for accessing an external EEPROM, enabling overscan to external DACs, enabling the hardware cursor, resetting the draw engine, enabling VRAM block write memory cycles, and chip diagnostic functions. At boot time, overscan and block write must be initialized. The hardware cursor must be disabled and the draw engine must be reset and enabled.

- **CONFIG\_CNTL** is used for initializing the linear aperture and small apertures, setting the card ID, and disabling the VGA. The apertures should be disabled on power-up, and should only be initialized when an application calls the ROM for aperture services. The card ID should be set to zero in single-card systems. The VGA disable bit should never be touched.
- **CONFIG\_CHIP\_ID**, **CONFIG\_STAT0**, and **CONFIG\_STAT1** are used to determine board configuration for initialization, for ROM query functions, or for hardware debugging.

Of all the registers listed above, only CONFIG\_CHIP\_ID, GEN\_TEST\_CNTL, BUS\_CNTL, and SCRATCH\_REG1 may be touched by applications. CONFIG\_CHIP\_ID is used to identify a specific class and revision of accelerator, and GEN\_TEST\_CNTL is used to enable the hardware cursor and reset the draw engine. No other bits should be touched in GEN\_TEST\_CNTL. BUS\_CNTL is used to configure interrupts for application debugging. SCRATCH\_REG1 is used to determine the ROM segment location for calling ROM service routines.

# 7.9 Performance Issues

Performance is a complex issue that requires a clear definition of the terminology and an explanation of the factors affecting graphics performance.

## 7.9.1 Redundancy

**Redundancy** is the duplication of information. Most draw operations are redundant in that the same pixel or pattern of pixels is repeatedly written into memory. Since host expansion buses (ISA, EISA, MCA, VLB, PCI) tend to be slow, draw operations performed by the host CPU tend to be slow as well. Graphics accelerators improve performance by reducing the amount of redundant information travelling across the host expansion bus by simply specifying the type of pixel information to be written and the draw trajectory.

Any operation whose draw information cannot easily be reduced (such as a host-to-screen bitmap transfer) should do direct memory writes into the linear frame buffer instead of being drawn by the draw engine because draw setup overhead will slow the operation.

#### 7.9.2 Draw Speed

**Draw speed** is a raw measure of how fast the draw engine can put pixels to memory. This is measured in pixels per second. Many benchmark programs do not measure draw speed correctly because they do not factor in concurrency.

## 7.9.3 Concurrency

**Concurrency** is the inherent ability of graphics accelerators to perform a draw operation at the same time that the host CPU is doing something else. An accelerator is a fixed-function processor that performs dedicated tasks and relieves the CPU to do other tasks. Concurrency and reduction of redundancy are the primary reasons why graphics accelerators are faster than dumb frame buffer devices, such as the VGA.

## 7.9.4 Efficiency

**Efficiency** is a measure of concurrency. Maximum efficiency in a software process is achieved when the host is never idle and the draw engine is never idle (this never happens). Efficiency will be affected by draw speed, CPU speed, FIFO depth, and the order of draw operations (for example, a draw engine operation followed by a linear frame buffer access requires a wait-for-engine-idle in between, which causes the CPU to idle, thus decreasing efficiency).

Note that graphics benchmark programs are atypical because they have inherently low efficiency.

Performance should be measured on both slow and fast CPUs because efficiency differs radically from system to system.

#### 7.9.5 Expansion Buses

There are currently four different expansion bus standards for x86 platforms:

- ISA
- EISA
- VLB
- PCI

Each differs in maximum and typical throughput. Bus type will only affect the performance of host-to-screen and screen-to-host transfers. Most other draw operations have very low redundancy and bus transfer times are very small.

#### 7.9.6 Block Write

**Block write** is a high speed color fill feature of VRAMs and some specialized types of DRAMs. Four consecutive addresses can be filled with a solid color in the time it takes to do a single memory access.

The *mach64* uses block write if GEN\_BLOCK\_WR\_EN@GEN\_TEST\_CNTL is enabled, the foreground mix is set to paint (function 7), the background mix is set to transparent (function 3), the color compare function is set to FALSE, WRT\_MASK is set to all '1's, destination pixel size is 8, 15, 16, or 32 bpp, and DST\_24\_ROT\_EN@DST\_CNTL is disabled. Any monochrome source may be used. It is the adapter ROM's responsibility to enable GEN\_BLOCK\_WR\_EN@GEN\_TEST\_CNTL at boot time if a compatible type of memory is detected.

#### 7.9.7 Memory Bandwidth

**Memory bandwidth** is a measure of the number of memory accesses per second, which is easily quantifiable. On the *mach64*, a memory access to a current page costs two cycles and a page faulted memory access costs seven cycles.

A **page** is defined as 512 addresses, where the data width may be 32 bits or 64 bits wide depending on memory configuration. The frequency of page faulting depends on the burst rates of the various devices contending for the memory bus.

The table below contains information that is required to perform a memory bandwidth calculation on all *mach64* chips.

Feature	νт	3D RAGE	3D RAGE II	3D RAGE II+	3D RAGE IIC	3D RAGE PRO	LT PRO/XL/ Mobility
Memory data width < 2M, bits	32	32	32	32	32	n/a	n/a
Memory data width $\geq 2M$ , bits	64	64	64	64	64	64	64
Source FIFO size	8x32	8x32	16x32	32x32	32x32	32x32	32x32
Page hit (memory cycles)	2	2	2	1	1	1	1
Page miss (memory cycles)	7	7	7	7	7	7	7
Page size (addresses)	512	512	512	512	512	512	512
Maximum memory speed, MHz	66	66	83	83	83	100	100

Table 7-1 Chip Characteristics Affecting Performance

RAGE PRO and Derivatives Programmer's Guide 7-22

© 2000 ATI Technologies Inc. Proprietary and Confidential Table 7-1 Chip Characteristics Affecting Performance

Feature	VT	3D RAGE	3D RAGE II	3D RAGE II+	3D RAGE IIC	3D RAGE PRO	LT PRO/XL/ Mobility
Blockwrite (SGRAM only)	no	no	no	yes	yes	yes	yes

#### Notes on memory bandwidth analysis:

- Every memory access will either page-hit (the data at the requested memory address is on the same page as the previous memory access) or page-miss (the requested address is on a different page as the previous memory access).
- Write-only operations use 1 memory access per QWORD (or DWORD).
- Read-modify-write operations use 2 memory accesses per QWORD (or DWORD). A read-modify-write will occur if one of the following is true: (1) The WRITE\_MASK is not all 1's, (2) A non-trivial ALU operation is selected, i.e. an ALU operation that requires a destination read, (3) The destination compare function is non-trivial, i.e. not TRUE nor FALSE, (4) The left or right edge boundaries are not exactly aligned to a QWORD (or DWORD); the edge words will be read-modify-write and all other words will conform to the criteria 1-3.
- Blit operations are either read-write (2 memory accesses) or read-modify-write (3 memory accesses) according to the destination read-modify-write conditions outlined above. A page miss will occur at a minimum rate of the size of the source FIFO.
- DRAM boards will be affected by the CRTC which is periodically fetching data to display. The bandwidth used up is roughly equal to the pixel clock rate of the video mode times the pixel width in bytes. Remember that extra page faulting will occur because of this fetching. The page faulting frequency can be approximated by computing the percent bandwidth the CRTC will use and using this ratio to approximate the page fault rate given the calculated draw speed.

**Example of a memory bandwidth calculation**: A screen-to-screen blit with dimensions 160x120, a destination mix of XOR at 30 frames per second in 8 bpp mode, and a pitch of 1024 pixels; assume a memory clock of 50MHz, and data width of 64 bits.

Number of QWORDs in 160x120 area: (160x120 pixels / (8 pixels / QWORD)) = 2400 QWORDs.

**Number of memory accesses per QWORD**: source-read + dest-read + dest-write = 3 accesses/QWORD

Note that the source read occurs because it is a screen-to screen-operation, and the destination read occurs because it is a read-modify-write destination mix. **Number of memory accesses:** 2400 \* 3 = 7200 accesses.

**Memory page size**:  $(512 \times 64 \text{ bits}) / (8 \text{ bits/pixel}) / (1024 \text{ pixels/line}) = 4 \text{ lines}$ Page faulting from operation size is so infrequent that we will ignore this factor. Page faults from muxing source-reads and destination-read-modify-writes should occur every four memory accesses. Therefore, average access time is: (3 \* 2 + 1 \* 7) / 4 = 3.25 cycles/access

**Number of memory cycles needed for a single blit**: 7200 \* 3.25 = 23400 cycles.

**Draw speed** = (160x120 pixels) / (23400 cycles / 50000000 cycles/sec) = 41 Mpixels/second.

**Percent memory bandwidth used**: (23400 cycles/frame \* 30 frames/sec) / 50000000 cycles/sec \* 100% = 1.4%. **Notes**:

The average access time calculation will vary depending on a number of factors. Not aligning a source or destination edge to a QWORD boundary will increase the average access time by a small amount. A write-only operation will page fault much less than the read-read-modify-write operation in the example above.

Also note that these calculations are only applicable to large draw operations. Draw engine setup overhead becomes much more significant for small operations.

#### 7.9.8 Performance

Performance is a complex measure, and depends greatly upon host configuration, accelerator configuration, and application efficiency. Performance cannot be quantified in a single measure.

- System performance can be improved with faster host and accelerator configurations.
- Application performance on a fixed hardware configuration can be improved by reducing redundancy and improving efficiency on a particular target system.

This page intentionally left blank.

## 8.1 Introduction

This chapter will focus on the special features that are available on the *mach64*VT and *mach64*GT (3D RAGE/3D RAGE PRO and derivatives) (ATI264VT/GT) variants. As the *mach64*VT/GT is fully upward compatible with the *mach64*CT, any driver that was written for the *mach64*CT should work on the *mach64*VT/GT without modification.

## 8.2 Summary of Additional Features

The *mach64*VT has several new hardware features that are useful when doing capture and playback of motion video data. The new major subsystem is the hardware overlay/scaler.

- Hardware Overlay
- Hardware Scaler
- Hardware Color Keyer
- Hardware Color Source Converter
- Hardware Color Interpolation
- New Register Block Access

The *mach64*GT (3D RAGE/3D RAGE PRO and derivatives) has some unique features that are covered in this chapter:

- Front End Scaler/3D Pipeline
- Bus Mastering

There presented an example that explains the details of how to use front end scaler for color space conversion. Low level programming for 3D operations is not discussed. There are also two examples of bus mastering; one using the bus mastering capabilities of the 3D RAGE PRO graphics controller to transfer a bitmap from system memory to the frame buffer, and a second example that shows how to queue a series of engine register writes and bus master them to the GUI.

## 8.3 mach64VT/GT Register Access

The register mapping for the *mach64*VT follows the same convention as the *mach64*CT registers. All registers are mapped relatively to the top of the defined memory aperture. For the *mach64*CT, a 1KB block at the top of the aperture was defined for all registers. This upper 1KB block is known as block 0. The *mach64*VT/GT expands this register space by adding a new 1KB register block below the original block0. This new block is referred to as block 1, and it contains registers that are specific to the *mach64*VT/GT. Note that these new registers are memory mapped only.

## 8.3.1 Memory Map

The following diagram gives a pictorial representation of the register blocks' location relative to the graphics aperture and system memory.

# Typical Organization Of *mach64* Aperture Within Host Address Space (PC-compatible)



Aperture Base address can be located anywhere in the shaded region and is aligned to a multiple of 16 MB

Figure 8-1. Aperture Within Host Address Space (PC-compatible)

#### 8.3.2 Determining Register Address

All *mach64*VT/GT registers in register block 1 are memory mapped only. These registers are all 32 bits wide.

- If the small aperture are enabled, the memory mapped registers in block 1 may be accessed through a 1KB area at a segmenet:offset of B000h:F800h.
- If the big aperture is enabled, the memory mapped registers in block 1 occur the address space located at the base address of the aperture, plus an offset of 7FFC00h for an 8MB aperture configuration. A method of accessing extended memory is required to access the registers at this location. Note that the *mach64*VT/GT does not have a 4MB aperture configuration.

Referring to the *mach64 Register Reference Guide*, the **DWORD Offset** or **Memory Map** (**MM**) **select** is given to describe the register's address. The following notation is used:

#### MM:block#\_offset

where **block#** identifies the register block and **offset** is the DWORD offset *within* the accosted block. For example, OVERLAY\_SCALE\_CNTL is located at MM:1\_09h, i.e., DWORD offset 9 within register block 1. If the register block# is omitted then the register is assumed to be in block 0.

If access through the small apertures is desired, the physical address for register block 1 can be determined by the following equation:

physical memory address = (MM select << 2) + B000h:F800h For example, if the **MM select** = 1\_09 (OVERLAY\_SCALE\_CNTL), the physical address would be B000h:f824h.

If the big aperture is enabled, the equation for register block 1 becomes:

#### 

where **memmap offset** is 7FF800h. Using the example above, if the aperture base address is A0000000h, the aperture size is 8MB (offset 7FF\*00h) and the **MM select** =  $1_09$  (OVERLAY\_SCALE\_CNTL), the physical memory address would be A07FF824h.

#### 8.3.3 Enabling Register Block 1

In order to access register block 1, it must first be enabled. This is accomplished by setting BUS\_EXT\_REG\_EN@BUS\_CNTL.

#### **Example Code for Enabling Register Block 1**

```
//
void enable_block_1 (void)
{
    WaitForIdle ();
    //Enable register block 1 by setting BUS_CNTL[27]
    regw (BUS_CNTL, regr (BUS_CNTL) | 0x08000000);
}
```

## 8.4 Hardware Overlay/Scaler

The *mach64*VT/GT adds a single pass back end vertical/horizontal scaling unit. Scaling is defined by a starting display coordinate that is relative to the start of the **active** display area. Scaling output is enabled based on the color key and color key function selected. An overlay area is redefined as the area to be scaled in the display output. the maximum input width of the input source to be scaled up or down is 384 pixels with revision A variants of the *mach64*VT/GT, and 720 pixels for revision B asics and beyond.

Scaling is orthogonal to the GUI engine operations. As such, engine operations can occur concurrently and independent of scaling operations.

Source scaling formats supported:

- RBG 555
- RGB 565
- RGB 8888
- YUV9 planar
- UYV12 planar
- YUVU 422 packed
- VYUY 422 packed

Destination format supported is RGB24bpp direct to the DAC.

- Edge effect for scaling are on the right side (end pixels) of the display
- The scaler can operate on packed data, YUV9/12 scaling or direct RGB scaling with

RGB/YUV 422 packed output

- YUV modes support pixel lending when scaling. For RGB input to the scaler, only pixel replication is allowed.
- Support for independent Video input
- Page flipping based on display/video\_in trigger conditions

#### 8.4.1 Overlay

The overlay starting and ending coordinates (OVERLAY\_Y\_X) **must** always be in the active region of video or else undetermined side effects will occur. In addition, the ending overlay coordinates must be greater than the starting coordinates. If the ending coordinates are outside the active region, clipping will not occur.

The overlay can operate at a different pixel depth than the graphics display, but the overlay is restricted to direct color modes.

When ECP\_DEV@PLL\_VCLK\_CNTL = VCLK/2, the overlay has the following programming restrictions:

1. Overlays starting on an even pixel must end on an even pixel. Failure to do so will result in one less pixel being displayed.

2. Overlays starting on an odd pixel must end on an odd pixel. Failure to do so will result in one less pixel being displayed.

#### 8.4.2 Scaler

The buffers used for scaler input are restricted to being quadword aligned. Both the initial offset of the buffers being used and the pitch must fall on quadword boundaries.

The scaler source is limited to lines no longer than 384 pixels in length with revision A variants of the mach64VT/GT, and 720 pixels for revision B asics and beyond.

The 3D RAGE PRO also introduces some new registers that affect the scaler/overlay operation. Five scaler co-efficient registers have been introduced that control the peaking of the horizontal scaler. A function has been introduced that programs these registers to acceptable default values.

## 8.4.3 Color Keyer

The following registers are used to enable color keying with respect to the overlay:

OVERLAY\_KEY\_CNTL, OVERLAY\_VIDEO\_CLR\_KEY, OVERLAY\_VIDEO\_CLR\_MSK, OVERLAY\_GRAPHICS\_CLR\_KEY, OVERLAY\_GRAPHICS\_CLR\_MSK.

There are color keys for both graphics and video. The graphics color key applies to data that is retrieved from the engine or the frame buffer. The video color key is applied to data that originates from the capture buffer(s). Both key color registers are 24 bits wide. The value of the color key should be entered as it applies to the current graphics mode. The mask registers should be set up to mask out the bits that you will not use in your color key. For instance, in 16 bpp mode (565), bits 16 - 23 should be masked out, as we will not be using those bits when comparing the source data against the destination.

VIDEO\_KEY\_FN @ OVERLAY\_KEY\_CNTL and GRAPHICS\_KEY\_FN @ OVERLAY\_KEY\_CNTL determine how the color keys are applied. It is also possible to compare the graphics and video outputs by using OVERLAY\_CMP\_MIX @ OVERLAY\_KEY\_CNTL. A programing example is provided with the source code that accompanies this document.

## 8.4.4 Color Interpolator/ Alpha Blender

The alpha blender is a 5 bit multiplier which is used in both vertical and horizontal scaling.

Vertical mode multiplies all components from the current line (1 - alpha), and adding that to the result of the alpha multiplied by the next line.

Vertical and horizontal modes apply an alpha derived from the high 5 fractional bits of the vertical and horizontal DDAs to a pixel and its vertically/horizontally adjacent pixel. The exact equation is shown below:

 $blendedPixel = (1 - \alpha) * currentPixel + \alpha * nextPixel$ 

The display scaler can upscale or downscale in both the horizontal and vertical directions. When downscaling is involved, the following scaling algorithms are applied to the vertical and horizontal scaler based on what the next line or pixel to be fetched is. If the (next line/pixel)  $\geq$  (current line/pixel + 2), the current value of " $\alpha$ " will be ignored in favor of either a 50-50 blend or " $\alpha$ " = 0 (fixed alpha). It should be noted that the next line or pixel to fetch is determined by the current integer portion of the accumulator. The limitations incurred by downscaling are a result of the architectural limitations of the *mach64*VT in the vertical blending stage. For YUV scaling, it is worth noting that there are cases when the Y component may be downscaling while the UV components may require upscaling.

This is due to the fact that in the YUV modes supported, the UV pixels are subsampled. For example, in YVU9, the pixel subsampling is 1:4. Thus, the scaling factor for UV is 1/4 that programmed for Y. A downscaling factor of Y ( $1 \le sf \le 4$ ) will result in an upscaling factor of ( $0.25 \le sf \le 1$ ) for the corresponding UV pixels in YVU9 mode.

The scaler is limited to source lines  $\leq 384$  pixels in length with revision A variants of the mach64VT/GT, and  $\leq 720$  pixels for revision B asics and beyond.

#### 8.4.5 Color Space Converter

Color conversion equations for YUV (CCIR-601) to RGB with a color temperature of 9300K:

R = 9Y/8 + 25V/16 - 218

G = 9Y/8 - 13V/16 - 25U/64 + 136

B = 9Y/8 + 2U - 274

The red equation (CCIR-601) with color temperature of 6500K:

R = 9Y/8 + 25V/8 - 418

For optimal results, the incoming YUV is **pre-saturated** to  $16 \le Y \le 235$ , and  $16 \le (U \text{ and } V) \le 240$  prior to being converted to RGB space.

The Y2R conversions (R2Y/Y2R) can be manually overridden and disabled if desired.

## 8.5 Packed Pixel Modes

The following packed pixel formats are supported by the mach64VT/GT overlay/scaler hardware:

Packed Pixel Mode									
Mode		B3 (31:42)	B2 (23:16)	B1 (15:8)	B0 (7:0)				
15bpp	RGB 1555	$a_1 R_1 R_1 R_1 R_1 R_1 G_1 G_1$	$G_1G_1G_1B_1B_1B_1B_1B_1$	$a_0 R_0 R_0 R_0 R_0 R_0 G_0 G_0$	$G_0G_0G_0B_0B_0B_0B_0B_0$				
16bpp	RGB 565	$R_1R_1R_1R_1R_1G_1G_1G_1$	$G_1G_1G_1B_1B_1B_1B_1B_1$	$R_0 R_0 R_0 R_0 R_0 G_0 G_0 G_0$	$G_0G_0G_0B_0B_0B_0B_0B_0$				
32bpp	RGB a888	а	R	G	В				
YUV422	2: (11) VYUY	V	Y <sub>1</sub>	U	Y <sub>0</sub>				
YUV422	2: (12) YVYU	Y <sub>1</sub>	V	Y <sub>0</sub>	U				

YUYV mode is considered a 16bpp mode (since each "unit" is YUYV), thus the pitch/offset for YUYV should be set in terms of 16bpp pixel (even though each YUYV unit contains two pixels, with UV being shared).

# 8.6 Planar Pixel Modes

YVU9 is 4:1:1 subsampled for U and V in both horizontal and vertical directions. For every 4 Y pixels in the horizontal direction, there is a corresponding U/V pixel as a result of the horizontal subsampling. For every 4 Y lines in the vertical direction, there is a single U/V line due to the vertical subsampling. In essence, for each 4x4 block of Y pixels, there is a single U/V pixel associated with it. The Y/U/V pitches are specified in terms of pixels. The Y/U/V offsets are specified in terms of bytes. The U and V dimensions must be exactly 1/4 of the Y dimensions.



Figure 8-2. YVU9 4:1:1 Ratios
YVU12 is 4:2:2 subsampled for U and V in both horizontal and vertical directions. For every 2 Y pixels in the horizontal direction, there is a corresponding U/V pixel as a result of the horizontal subsampling. For every 2 Y lines in the vertical direction, there is a single U/V line due to the vertical subsampling. In essence, for every 2x2 block of Y pixels, there is a single U/V pixel. The Y/U/V pitches are specified in terms of pixels. The Y/U/V offsets are byte offsets. The U and V dimensions must be exactly 1/2 of the Y dimensions for YVU12.



Figure 8-3. YVU12 4:2:2 Ratios

# 8.7 Unpacker / Dynamic Range Corrector

Source pixels of low pixel depth should be dynamically range corrected when expanded to 24 bit pixels. The unpacker also has a bypass mode for YUV sources, and a zero extend mode for when dynamic range correction is not desired. RGB modes are internally expanded to 24-bit modes prior to scaling. The scaled image is then dithered down to the destination output mode. The "a888" mode is internally processed as a "565" mode. Thus, only the most significant bits of each color component (RGB) are used when scaling 24-bit mode.

Zero Extended and Dynamic Range Corrected Pixel Expansions								
		aRGE	8 1555	RGE	3 565 aRGB a888			
			Dyn	Zero	Dyn	Zero	Dyn	
	R(7)	D(14)	D(14)	D(15)	D(15)	D(23)	D(23)	
Red	R(6)	D(13)	D(13)	D(14)	D(14)	D(22)	D(22)	
Rea	R(5)	D(21)	D(12)	D(13)	D(13)	D(21)	D(21)	
	R(4)	D(11)	D(11)	D(12)	D(12)	D(20)	D20)	
	R(3)	D(10)	D(10)	D(11)	D(11)	D(19)	D(19)	
Ded	R(2)	0	D(14)	0	D(15)	0	D(23)	
Red	R(1)	0	D(13)	0	D(14)	0	D(22)	
	R(0)	0	D(12)	0	D(13)	0	D(21)	
	G(7)	D(9)	D(9)	D(10)	D(10)	D(15)	D(15)	
	G(6)	D(8)	D(8)	D(9)	D(9)	D(14)	D(14)	
	G(5)	D(7)	D(7)	D(8)	D(8)	D(13)	D(13)	
Green	G(4)	D(6)	D(6)	D(7)	D(7)	D(12)	D(12)	
Green	G(3)	D(5)	D(5)	D(6)	D(6)	D(11)	D(11)	
	G(2)	0	D(9)	D(5)	D(5)	D(10)	D(10)	
	G(1)	0	D(8)	0	D(10)	0	D(15)	
	G(0)	0	D(7)	0	D(9)	0	D(14)	
	B(7)	D(4)	D(4)	D(4)	D(4)	D(7)	D(7)	
	B(6)	D(3)	D(3)	D(3)	D(3)	D(6)	D(6)	
	B(5)	D(2)	D(2)	D(2)	D(2)	D(5)	D(5)	
Blue	B(4)	D(1)	D(1)	D(1)	D(1)	D(4)	D(4)	
Blue	B(3)	D(0)	D(0)	D(0)	D(0)	D(3)	D(3)	
	B(2)	0	D(4)	0	D(4)	0	D(7)	
	B(1)	0	D(3)	0	D(3)	0	D(6)	
	B(0)	0	D(2)	0	D(2)	0	D(5)	

#### Table 8-1 Pixel Expansions

RAGE PRO and Derivatives Programmer's Guide 8-10

© 2000 ATI Technologies Inc. Proprietary and Confidential

## 8.8 Overlay Programming

#### 8.8.1 Overlay Scaling

The scaling operation allows vertical and horizontal single pass scaling for up/down to the DAC. The graphics and video streams are combined based on source/destination keying operation. In addition, scaling can take place from a single buffer or can be double buffered. The register programming outlined below assumes that the host uses a convention of 12 fractional bits and 4 integer bits (8 bits on a 3D RAGE PRO) in its vertical scale accumulator and increment variable.

#### 1. Determine the horizontal/vertical scale increments

 $V_{INC} = \frac{sourceHeight \ll 12}{destinationHeight}$  $H_{INC} = \frac{sourceWidth \ll 12}{destinationWidth}$ 

It is recommended that V\_INC/H\_INC be truncated after the 12th decimal place to avoid running out of source pixels (due to error) as opposed to rounding up to the nearest value.

#### 2a. Initialize scalar vertical/horizontal registers.

xxxx@OVERLAY\_SCALE\_CNTL = Configure scaling options

VERT\_INC@OVERLAY\_SCALE\_INC = V\_INC

HORZ\_INC@OVERLAY\_SCALE\_INC = H\_INC

#### **2b.** (i) For Single Buffer Scaling from Buffer 0:

SCALER\_IN@VIDEO\_FORMAT = input source format for scaler

BUF0\_OFFSET = byte address/offset of BUF0

BUF0\_PITCH = pitch of BUF0

SCALER\_HEIGHT\_WIDTH = width and height of the buffer for scaling

SCALER\_BUF@CAPTURE\_CONFIG = Buffer 0 (set scaler to buffer 0)

#### (ii) For Double Buffering add:

BUF1\_OFFSET/PITCH = address offset/pitch of BUF1

xxxx@CAPTURE\_CONFIG = set trigger conditions

#### 3. Scale to DAC: (24bpp fixed)

OVERLAY\_Y\_X = (x, y) coordinates of overlay relative to (0, 0) top left corner of **active** display

OVERLAY\_Y\_X\_END = ending coordinates of overlay window (bottom, right corner)

OVERLAY\_KEY\_CLR/MSK = Overlay key color and mask settings

OVERLAY\_KEY\_CNTL = Determines how overlay will use key color

#### 4. Enable scaling/overlay window

 $SCALE\_EN@OVERLAY\_SCALE\_CNTL = enable$ 

OVERLAY\_EN@OVERLAY\_SCALE\_CNTL = enable

This will enable continuous scaling of the "video" data to the overlay or video port.

#### 8.8.2 UV Interpolation

In YUV modes YUV422, YVU12, and YUV9, the UV data is subsampled. In YUV422, UV is subsampled in the horizontal direction only (1:2 subsampling), while YVU12 and YVU9 subsample UV both in the vertical and horizontal directions (1:2 and 1:4, respectively). For background purposes, the following possible subsampling types can exist:

Subsample Algorithm	Y Pixels	UV Subsampling (1:2)	UV Subsampling (1:4)
UV Even	y0, y1, y2, y3, y4	1. u0, u2, u4, u6	1. u0, u4, u8, u12 2. u2, u6, u10, u14
UV Even Blend + + 1/2	y0, y1, y2, y3, y4	2. 1/2(u0+ u1), 1/2(u2+ u3), 1/2(u4+ u5)	<ol> <li>3. 1/2(u0+ u1), 1/2(u4+ u5), 1/2(u8+ u9)</li> <li>4. 1/2(u2+ u3), 1/2(u6+ u7), 1/2(u10+ u11)</li> </ol>
UV Odd	y0, y1, y2, y3, y4	3. u1, u3, u5, u7	<ol> <li>5. u1, u5, u9, u13</li> <li>6. u3, u7, u11, u15</li> </ol>
UV Odd Blend + + 1/2	y0, y1, y2, y3, y4	4. 1/2(u1+ u2), 1/2(u3+ u4), 1/2(u5+ u6)	<ol> <li>1/2(u1+ u2), 1/2(u5+ u6), 1/2(u9+ u10)</li> <li>1/2(u3+ u4), 1/2(u7+ u8), 1/2(u11+ u12)</li> </ol>

 Table 8-2
 Possible Subsampling Types

The mach64VT is equipped to best handle subsampled data for case (1) of UV (1:2) and case (1) for UV (1:4).The chroma component of all subsampled YUV sources is

interpolated. For other subsampling types, the UV data sampled for YUV422/YVU12/YVU9 cannot be centered according to input subsampling. The interpolation for the UV pixels is fixed as follows:

YUV422/YVU12:	U0, (U0+U1)/2 and V0, (V0+V1)/2
YVU9:	U0, (3U0 + U1)/4, (U0+U1)/2, (U0+3U1)/4 and V0, (3V0+V1)/4, (V0+V1)/2, (V0+3V1)/4

#### 8.9 Front End Scaler Programming

#### 8.9.1 Front End Scaler Operation

The 3D RAGE II/II+/IIC and the 3D RAGE PRO chips all have a front end scaler / 3D engine pipeline that provides support for horizontal and vertical scaling, interpolation and color space conversion of source images.

Scaled pixel data is processed through a 2 tap, 4 bit co-efficient fixed linear filter. Horizontal and vertical scaling are done in a single pass. For each destination line, two lines of source data are read, and then color expanded to 24 bpp for vertical blending. The resultant data is then blended horizontally, converted to RGB if necessary and then packed to the destination pixel type and dithered.

#### 8.9.2 Performing a Blt Using the Front End Scaler

To configure the front end scaler for a bit block transfer (blt), follow these steps:

#### 1. Activate the front end scaler

SCALE\_3D\_FNC@SCALE\_3D\_CNTL

#### 2. Initialize appropriate registers (for the 3D RAGE PRO only)

ALPHA\_TST\_CNTL = 0 (turn off any default alpha blending states)

TEX\_CNTL = 0 (turn off any default lighting states)

#### 3. Configure the front end scaler registers for the blt

SCALE\_OFF = offset in the frame buffer of the scaler source data

SCALE\_PITCH = the appropriate pitch for the scaler source data

 $SCALE_WIDTH = the width of the scaler data$ 

SCALE\_HEIGHT = the height of the scaler data

#### 4. Set the appropriate scaling factors

SCALE\_X\_INC = X scaling factor (this register follow a 12 bit fractional, 8 bits unsigned integer format)

SCALE\_Y\_INC = Y scaling factor (this register follow a 12 bit fractional, 8 bits unsigned integer format)

#### \* for the 3D RAGE II/II+ only:

SCALE\_UV\_HACC = UV scaling factor, should you wish to scale U and V independent of Y.

#### 5. Set the engine up to use the front end scaler for the blt

DP\_FRGD\_SRC@DP\_SRC = 5, to use the front end scaler data

DP\_SCALE\_PIX\_WIDTH@DP\_PIX\_WIDTH

DP\_DST\_PIX\_WIDTH@DP\_PIX\_WIDTH

enable the appropriate bits @DP\_WRITE\_MSK

set the desired mix display mixing settings @DP\_MIX

set the appropriate draw engine trajectory @GUI\_TRAJ\_CNTL

DST\_X@DST\_X

DST\_Y@DST\_Y

DST\_HEIGHT@DST\_HEIGHT

DST\_WIDTH@DST\_WIDTH - this initiates the blt

# 8.10 Bus Master Programming

### 8.10.1 Bus Master Operation

The 3D RAGE II/II+/C and 3D RAGE PRO chips all have the ability to act as a bus master. The bus mastering capabilities of these chips allow you to transfer data from system memory to the frame buffer and vice versa with minimal CPU usage. There are basically two types of transfers that the graphics chip will perform: system and GUI transfers. A system transfer involves moving memory between system memory and frame buffer memory (either way), while a GUI transfer involves moving data from system memory to the frame buffer through the GUI (or engine). A typical use of a system transfer would be moving a bitmap that is loaded into system memory into the frame buffer. You could also use the bus master to move data that was captured into the frame buffer over to system memory for modification by the CPU or other devices. A typical use of a GUI transfer (also known as a "virtual FIFO") would be to queue up a series of engine register writes in system memory, then bus master the list to the GUI using the bus master. If an application is constantly performing the same type of blt or screen setup, it may be beneficial to use the bus master in this case.

### 8.10.2 Creating a Descriptor Table

The bus master is instructed where to retrieve data through the use of descriptor tables. A descriptor entry consists of 4 DWORDs, with the following values:

	Name	Bit	Function
DWORD 0	BM_FRAME_BUF_OFFSET	23:0	Frame buffer offset for data transfer
DWORD 1	BM_SYSTEM_MEM_ADDR	31:0	Physical system memory address for data transfer
DWORD 2	BM_COMMAND	11:0 30 31	Count of bytes to transfer (4 kb maximum) Disable incrementing frame buffer offset End of descriptor list
DWORD 3	Reserved	31:0	

#### Table 8-3 Descriptor Entry

Transfers use the same byte offsets for both frame buffer and system memory addresses. For transfers from system memory, the bus master hardware will use system memory address bits [1:0] for the frame buffer offset bits [1:0]. For transfers from the frame buffer, frame buffer offset bits [1:0] will be used in place of the system memory bits [1:0]. Thus, the source address of the transfer will always dictate the byte alignment bit [1:0] and override the destination setting.

Note that a maximum of 4096 bytes of data can be transferred per descriptor. As a result, if you are transferring an image that is larger than 4 kb, you must create a "table" of

descriptor entries. The last entry must have bit 31 of the BM\_COMMAND DWORD set to 1 to indicate to the bus master hardware that this is the last descriptor entry.

The entire descriptor table must be in contiguous memory as well as the physical memory address of the head of the table must be known.

When using the bus master hardware for GUI register writes (as a "virtual FIFO"), you must write the data to the BM\_ADDR register. When using this method, the hardware will know that the first DWORD is the address of the register (in the MM offset format), and the following DWORD is the data for that register. In this case, because you wish to send all the data to the same register (BM\_ADDR), you must inhibit incrementing the frame buffer offset. This is done by setting bit 30 of BM\_COMMAND descriptor entry to a 1.

A programming example is provided for setting up a descriptor table, as well as performing a GUI bus master.

#### PSEUDO CODE TO SET UP A DESCRIPTOR:

#### loop:

- write the frame buffer destination offset address to BM\_FRAME\_BUFF\_OFFSET
- write the physical address of the memory to be transferred to SYSTEM\_MEM\_ADDR
- write the amount of bytes to be transferred to BM\_COMMAND (4096 bytes maximum)
  - if this is the last descriptor entry, set bit 31 to 1.
  - if you are writing to one memory address (e.g. for a GUI transfer), set bit 30 to 1.
- write a 0 for the reserved DWORD
- if there is still more data to be transferred, increment the BM\_FRAME\_BUFF\_OFFSET and SYSTEM\_MEM\_ADDR appropriately, and go to **loop** to create another descriptor.

#### 8.10.3 Setting up a System Bus Master Transfer

When a program requires a transfer of data from system memory to the frame buffer, the bus mastering capabilities of the 3D RAGE can be used to allow the CPU to perform other tasks while the 3D RAGE moves the data into the frame buffer.

The steps required to set up the 3D RAGE to perform a bus master operation from system memory to the frame buffer are outlined below. We are assuming that the descriptor table has already been set up, and the physical memory address of the descriptor table is paragraph aligned.

1. Set BUS\_EXT\_REG\_EN@BUS\_CNTL to enable the multimedia registers.

2. Set BUS\_MASTER\_DIS@BUS\_CNTL to 0 to enable bus mastering

3. Set BUSMASTER\_EOL\_INT\_AK@CRTC\_INT\_CNTL to 1 to clear the bus master end of transfer interrupt.

4. Set BUSMASTER\_EOL\_INT\_EN@CRTC\_INT\_CNTL to enable the interrupt

5. Set SYSTEM\_TRIGGER@BM\_SYSTEM\_TABLE to the desired transfer method (0 in this case), then OR this with SYSTEM\_TABLE\_ADDR@BM\_SYSTEM\_TABLE (which is the physical memory address of the head of the descriptor table - the first descriptor entry), and write this to BM\_SYSTEM\_TABLE. Writing to BM\_SYSTEM\_TABLE initiates the bus master operation.

At this point, you can allow the CPU to perform other tasks. To find out if the bus master transfer is complete, read BUSMASTER\_EOL\_INT@CRTC\_INT\_CNTL to see if it is set to 1. This indicates that the transfer is complete. Once BUSMASTER\_EOL\_INT has been acknowledged (set to 1), a 1 should be written to this bit to clear the interrupt.

# 8.10.4 Setting up a GUI Master Operation

As mentioned, the bus master hardware on the 3D RAGE can be configured to act as a virtual FIFO. You can queue up a number of register writes and use the bus master hardware to perform the writes in a single pass, thus freeing up the CPU to perform other tasks. The descriptor table is sent by the hardware to a circular buffer. The size of this buffer is determined by CIRCULAR\_BUF\_SIZE@BM\_GUI\_TABLE. Buffer sizes are 16, 32, 64 and 128 kb. For this reason, the physical memory address of the descriptor table must be aligned to the size of the circular buffer selected. That is, if you select a 16 kb circular buffer, the memory that you allocate for your descriptor table must start on a 16 kb boundary. If your queue of commands actually exceeds 16 kb, the buffer simply wraps around on the 16 kb address, thus making a "circular" buffer.

When using the bus master hardware as a virtual FIFO, the data that is to be transferred takes the following format:

DWORD (register address in MM offset format)

DWORD (data to be written to the register)

•••

DWORD (register address in MM offset format)

DWORD (data to be written to the register)

The descriptor must be created so that the BM\_SYSTEM\_MEM\_ADDR points to the beginning of this chain of register address/data alternating DWORDs.

Here are the steps to setup the bus master hardware to work as a virtual FIFO:

1. Set  $BUS\_EXT\_REG\_EN@BUS\_CNTL$  to enable the multimedia registers.

2. Set BUS\_MASTER\_DIS@BUS\_CNTL to 0 to enable bus mastering

3. Set FRAME\_BUF\_OFFSET to BM\_ADDR + the memory mapped register offset from the beginning of the aperture (0x7FFC00 in an 8 Mb aperture). BM\_ADDR must be in the MM offset format, which is 0x92.

4. Set SYSTEM\_MEM\_ADDR to the physical memory address of the data to be transferred.

5. Set BM\_COMMAND to the amount of bytes to be transferred. Also, set bit 30 to 1 to indicate that the frame buffer offset should NOT be incremented. Also, if this is the last descriptor, set bit 31 to 1 to indicate the end of the descriptor table.

6. Set the reserved DWORD to 0.

7. Repeat steps 3 to 6 for each descriptor required.

8. Logically OR the physical address of the GUI descriptor table (GUI\_TABLE\_ADDR@BM\_GUI\_TABLE) with the circular buffer size you wish to set up (CIRCULAR\_BUF\_SIZE@BM\_GUI\_TABLE), and write this value to BM\_GUI\_TABLE.

9. Set SRC\_BM\_ENABLE, SRC\_BM\_SYNC, and BUS\_MASTER\_OP@SRC\_CNTL to the active settings. BUS\_MASTER\_OP = 3 for a system memory to bus master host data register transfer.

10. Initiate a GUI operation (write DST\_WIDTH or DST\_HEIGHT\_WIDTH). The value you write to this register does not matter.

To determine if the transfer is complete, you must wait for engine idle.

If an application is writing to consecutive registers (i.e. register MM offsets are consecutive), the bus master hardware can be set up to use the first DWORD as the address of the starting register, then continue for n registers. The value of n-1 (writing 0 means that 1 register will be written) is written to GUIREG\_COUNTER@BM\_ADDR, and the hardware will automatically increment the register address on each write. Thus the data would be formatted:

DWORD (register address in MM offset format = "n")

DWORD (data to be written to register n)

DWORD (data to be written to register (n + 1))

DWORD (data to be written to register (n + 2))

•••

This page intentionally left blank.

# Appendix A

**Video BIOS Functions Specification** 

### A.1 Calculating ROM Base Address

The extended BIOS function call can be invoked by a far call to the ROM. The far call is implemented and can be executed in x86's 16-bit protected mode. To invoke the extended BIOS using a far call, the ROM base address can be calculated as follows:

ROM\_ADDR = (SCRATCH\_REG1 & 0x7F) \* 0x80 + 0xC000

where SCRATCH\_REG1 is 084h + base\_address.

# A.2 Function Calls

Base ROM address is determined by the register SCRATCH\_REG1(base\_address + 084h) and the ROM services are accessible by absolute calls at this address with the following instructions.

CALL ROM\_ADDR:64h

Another way to invoke the extended ROM service is by calling a INT 10h with AH=0A0h. The support of INT 10h is also available with VGA disabled mode. The only requirement is that the primary adapter has to be a VGA and no CGA or monochrome card can be supported.

# A.3 Compatibility

The purpose of these extended ROM services is to provide a set of the most commonly used hardware dependent functions in a standard interface, so that application programmers need not worry about the details of hardware programming. It is recommended that drivers developed for *3D RAGE PRO* and its derivatives use the extended function AL = 02h to set the display mode. All drivers should work in VGA share mode.

All functions return with an error code in AH:

AH=0No errorAH=1Function complete with error

AH = 2 Function not supported

#### A.4 Function 00h – Load Coprocessor CRTC Parameters

This function programs the CRTC register for the requested display mode.

To Call:	AL CL	=	00h	Load coproce	essor CRTC parameters
	CL	=	CL [3 -	0] = = 1 = 2 = 3 = 4 = 5 = 6	Color depth 4bpp 8bpp 15bpp (555) 16bpp (565) 24bpp (in RGB format if available, else in BGR) 32bpp (in RGBx format if available, else whatever 32bpp that is supported)
			CL [4]	= 1	Enable gamma correction if 15bpp and above
				=	Set the RAMDAC to 8bit if in 8bpp mode, to support 256 color grey scale
			CL [7 -	6] = = 0 = 1 = 2	Pitch size 1024 Don't change Pitch size is the same as horizontal display
	СН	=	Resolu	ition	
		=	E1h	640x400	
			E2h	320x200	
			E3h	320x240	
		=	E4h		query function to determine if the mode is
		=	E5h	400x300, use supported	query function to determine if the mode is
		=	E6h	640x350, use supported	query function to determine if the mode is
		=	12h	640x480	
		=	6Ah	800x600	
		=	55h	1024x768	
		=	80h	Load table from	m offset of external storage(EEPROM) in BX
		=	81h		cording to data in DX:BX
		=	82h	OEM specific	
		=	83h	1280x1024	
		=	84h	1600x1200	

DX:BX = Pointer to parameter table if CH = 81h BX = Offset into EEPROM table if CH = 80h

#### A.5 Function 01h – Set Display Mode

This function programs the controller into VGA or extended display mode.

To Call:	AL CL	=	01h	Set display r	mode
			CL [0]	= 0 = 1	VGA and set the DAC to 6 bit Coprocessor
			CL [5]	= 0	
			CL [7]	= 1	Enable 8bit DAC or Gamma Correction this bit is or with CL [4] in function AL=00h
Returns:					CRTC parameters are normal CRTC parameters doubled by hardware actual CRTC pitch value should be divided by application directly.

# A.6 Function 02h – Load Coprocessor CRTC Parameters and Set Display Mode

This function combines the operations of both function 00h and function 01h. It programs the controller completely and is recommended for setting up an extended display mode.

# A.7 Function 03h – Read EEPROM Data

This function reads data from the optional EEPROM, which acts as an external storage for the display mode information.

To Call:		= 02h = Index	Read EEPROM data
Returns:	ВX	= Data	

**Comments:** Before using this function, user should call function 11h to check whether EEPROM is present.

### A.8 Function 04h – Write EEPROM Data

This function writes data to the optional EEPROM which acts as an external storage for the display mode information.

To Call:		= 04h = Index	Write EEPROM data
Returns:	DX	= Data	

**Comments:** User should call function 11h to check whether EEPROM is present prior to using this function.

# A.9 Function 05h – Memory Aperture Service

This function is for enabling/disabling the memory aperture.

To Call:	AL	= 05h	Memory ape	rture service
	CL	= 0	Disable all m	nemory apertures
		CL [0]	= 1	Enable linear memory aperture
		CL [2]	= 1	Enable VGA memory aperture
		CL [7]	= 1	Set memory aperture location,
			perture locatio	n in MB. Only implemented with <i>mach64</i> GX

**Comments:** The linear aperture can not be disabled and the aperture address can be changed through the PCI configuration space register only.

# A.10 Function 06h – Short Query Function

This function returns selected information about the controller.

**To Call:** AL = 06h Short query function

	AL [4 - 0]	= Aperture = 0 = 1 = 2	configuration Disable 4M 8M
	AL [5]	= 1	VGA disable
		= 0	Aperture address is user configurable
		= 1	Aperture address in predefined or hard coded in BIOS
	AL [7]	= 1	Aperture address is in 128M range
		= 0	Aperture address is in 4G range
ВX	= Aperture	address	
СН	= Color dep	oth support	
		••	"Query structure", <i>Table 8-4</i> )
CL	= Memory :	size	
DX	= ASIC ide	ntification	
	DX [7 - 0] DX [15 - 3	•	Revision Type

### A.11 Function 07h – Return Graphics Hardware Capability List

This function returns the display mode support information in terms of maximum pixel clock allowed at each resolution for each color depth. The data returned by this function is determined only by the graphics controller hardware capabilities, and therefore should not be assumed to reflect limitations of attached devices such as a panel or TV. Use the Query Device Function 09h to determine mode support information on a per device basis.

To Call:	AL	=	07h Return graph	ics hardware capability list
Returns:	DX:BX	=		cifying the Maximum Dot Clock information, ed by a zero in the first column (see also and = Number of bytes per row = Format type
	AL	=	Format type 0 or 1	
	DX:CX	=	(only if the value check if the value The table is terminate The application progra	cifying the Maximum Dot Clock information in CX has be modified, set CX = 0ffffh and e changed after calling). d by a zero in the first column. am should check this table first to determine if s supported (see also ).

H_DISP	DACMASK (if format == 0) RAMMASK (if format == 1)	MEMREQ	MAX DOTCLOCK	PIXEL WIDTH
0 (end of table)				

#### Table A-1 Maximum Dot Clock Information (DACMASK / RAMMASK)

#### Table A-2 Maximum Dot Clock Information (DACTYPE / RAMTYPE)

H_DISP	DACTYPE (if format == 0) RAMTYPE (if format == 1)	MEMREQ	MAX DOTCLOCK	PIXEL WIDTH
0 (end of table)				

H_DISP DACMASK RAMMASK MEMREQ	<ul> <li>Horizontal resolution in number of characters</li> <li>(1 shl dactype)</li> <li>(1 shl ramtype)</li> <li>The minimum memory required to support the specified resolution</li> </ul>
	and color depth (DRAM requirement shl 4) or (VRAM requirement)
MAX DOTCLOCK	= Max dot clock with the specified resolution and color depth in MHz
PIXEL WIDTH	= Color depth
DACTYPE	<ul> <li>Dactype including the subtype information</li> </ul>

To determine if a video mode is supported, the following algorithm can be used:

if (	(H_DISP <= horizontal disp (in char)	&
	(DACMASK & (1 shl dactype))	&
	(MEMREQ <= current memory size)	&
	(MAX DOTCLOCK >= dot clock of the requested mode)	&
	(PIXEL WIDTH >= requested color depth)	)
then		
	the mode can be supported;	
else		
	the mode cannot be supported	

### A.12 Function 08h – Return Query Device Data Structure in Bytes

This function returns the size of information table reported by function 09h so that the user can allocate sufficient buffer size to capture the information.

To Call:	AL	= 08h	Return Query Data Structure in Bytes
	CL [0]	= 0	Buffer size for header information only
		= 1	Buffer size for header information and mode tables
Returns:	СХ	= Numbe	er of bytes

### A.13 Function 09h – Query Device

This function returns the full information about the controller. The query structure is listed in *Table 8-4* and *Table 8-4*.

To Call:	AL	= 09h	Query Device
	DX:BX	= Pointe	r to buffer
	CL [0]	= 0	Return header information only
		= 1	Return header information and mode table
<b>RAGE LT P</b>	RO, RAG	E Mobilit	y, and RAGE XL specific implementation:
	CL [7 - 4]	= 0000b	Mode table for the current active display
		= 0001b	Mode table for the LCD
		= 0010b	Mode table for the CRT
		= 0100b	Mode table for the TV

# A.14 Function 0Ah – Return Clock Chip Frequency Table

This function returns the memory clock, pixel clock and other internal clock related information about the controller.

To Call:	AL	=	0Ah F	Return clock chip frequency table
Returns:	CL	=	Clock chi	o type
	DX:BX		Offset poi	nting to the 16 words containing the pre-programmed clock frequency, unit is in KHz/10 (4 significant digits)
	DX:CX	=	Offset poi	nting to the table containing clock chip information in following format:
			DB	Frequency table identification
			DW	Minimum PCLK frequency (in KHz /10)
			DW	Maximum PCLK frequency (in KHz/10)
			DB	Extended coprocessor mode PCLK entry if <> 0ffh
			DB	Extended VGA mode PCLK entry if <> 0ffh
			DW	Reference clock frequency (in KHz/10)
			DW	Reference clock divider
			DW	Hardware specific information
			DW	MCLK frequency in power down mode
			DW	MCLK frequency in normal mode for DRAM boards
			DW	MCLK frequency in normal mode for VRAM boards
			DW	SCLK frequency
			DB	MCLK entry number
			DB	SCLK entry number
			DW	Coprocessor mode MCLK frequency if != 0
			DW	Reserved
			DW	Offh

# A.15 Function 0Bh – Program a Specified Clock Entry

This function programs the selected clock to a specified frequency.

To Call:	AL	= 0Bh	Program a Specified Clock
	CL [2 - 0]	= 0	PCLK, dot clock
		= 1	MCLK, memory clock
		= 2	Reserved
		= 4	Engine clock for separate memory clock and engine clock BIOS
	СН	= Entry in	the frequency table for programming PCLK
	BX	= Unit in I	Khz/10
Return:	AL BX	= Clock c = Program	hip type nming word depending on type

**Comments:** This function is available for internal diagnostics use only and is not intended to be used by application.

### A.16 Function 0Ch – DPMS Service, Set DPMS Mode

This function sets the VESA DPMS compliant monitor into different power states.

To Call:AL= 0ChDPMS service, set DPMS modeCL [1 - 0] = 0Active= 1Stand-by= 2Suspend= 3Off= 4Blank the display (This is not a DPMS state)

### A.17 Function 0Dh – Return Current DPMS State in LC

This function returns the current DPMS power state.

To Call:	AL	=	0Dh	Return current DPMS state
Returns:	CL [1 - 0]	= = =	1 2	Active Stand-by Suspend Off

### A.18 Function 0Eh – Set Graphics Controller Power Management State

This function sets the controller into different power states.

To Call:	AL	= 0Eh	Set Graphics Controller Power Management state
Returns:	CL [1 - 0]	= 0 = 1 = 2 = 3	Active Stand-by Suspend Off
-			

**Comments:** For 3D RAGE PRO series controllers that do not have hardware APM support, the power states achieved by this function are not equivalent to those defined in the Intel AMP BIOS Specification Ver.1.2.

# A.19 Function 0Fh – Return Current Graphics Controller Power

### **Management State**

This function returns the controller's current power states.

To Call:	AL	= 0Fh	Return current Graphics Controller Power Management State
	CL [1 - 0]	= 0 = 1 = 2	Active Stand-by Suspend
		= 3	Off

# A.20 Function 10h – Set the DAC to Different States

This function programs the DAC to various states.

To Call:	AL	= 10h	Set the DAC to different states
	CL	= 80h	Reserved
		= 0	Set DAC to normal mode
		= 1	Set DAC to sleep mode
		= 2	Set VFC to <i>mach64</i> (single clock) compatible mode (for Bs only)
		= 3	Set VFC to Brooktree 481 (multiple clock) compatible mode (for Bs only)
		= 4	Return current VFC settings (for Bs only), 2 or 3 as above

# A.21 Function 11h – Return External Storage Device Information

This function programs the DAC and VFC to various states. INSTALL should use this information to configure the data structure.

To Call:	AL	=	11h	Return External Storage Device information
Returns:	CL CL [7]		External 1	data structure information No external data storage can be used, Write EEPROM will not work
	CL [6 - 4] CL [3 - 0]	= =	000 001 011 100	External data is readable and writable External data storage is readable but not writable External data storage is not readable and writable External data storage is readable and writable, the writing has to be handled by the application program based on device type in CL [3 - 0] Device type

C	CH =		of read only CRT table in the storage device after the le entry
D	)L =	The last	16bit writable entry in the storage device
		1 1	The BIOS has built-in CRTC parameters The BIOS support extended function AL = 15h
В	3L =	Offset in	to the CRTC parameter table
В	3H =		he CRTC parameter table, if the number is smaller than e in the CRTC table, then discard the bottom ones
For INSTALL.E	XE:		
If CL [7] == 0,			Normal Mach64 operation;
If ((CL [7] == 1)	& (DH [5] =	= 0)),	The refresh information is predefined or handled by OEM's own program;
If ((CL [7] == 1)	& (DH [5] =	= 1)),	The refresh information can be handled through extended function AL=15h.

### A.22 Function 12h – Short Query

This function returns the base I/O address and card ID information.

To Call:	AL	=	12h S	Short Query
Returns:	AX	=	Reserved	
	BX	=	Reserved	
	CL	=	See DX b	elow
	CH [30]	=	Card ID	
	DX	=	I/O Base	Address and alias (2ECh or 1C8) if $CX [0] = 0$
		=	I/O Base	Address with range of 256 if CX [0] = 1

### A.23 Function 13h – Display Data Channel Support (DDC)

Sub-function 0 returns the DDC support information of the BIOS and CRT monitor. Use the RAGE LT Pro, RAGE Mobility, or RAGE XL specific function 8Eh for DDC support for flat panels.

To Call:	AL	= 13h	Display Data Channel Support (DDC)
	BL	= 0	Return DDC format supported by the BIOS and monitor
Returns:	BX	= 0	DDC not supported

BX [0]	= 1	DDC1 supported by monitor
BX [1]	= 1	DDC2B supported by monitor
AL [0] AL [1] AL [2] AL [6] AL [7]	= 1 = 1 = 1 = 1 = 1	DDC1 supported by BIOS DDC2B supported by BIOS DDC2AB supported by BIOS BIOS support detailed EDID timing at power up BIOS can use EDID information to setup the board at power up

*Sub-function 1* returns the 128 byte EDID information.

To Call:	AL	= 13h	Display Data Channel Support (DDC)
	BL	= 1	Return EDID data (support) DDC1/DDC2B only, first EDID block for DDC2B)
	СХ	= Buffer size	
	DX:DI	= Pointer	to buffer

**Comments:** The BIOS does not check the validity of the EDID information captured from the monitor. It is the caller who must verify the EDID information before using it.

Sub-function 2 performs master read operation from the DDC 2B monitor.

To Call:	AL	= 13h	Display Data Channel Support (DDC)	
	BL	= 2	Read buffer (only support DDC2B or DDC2AB), master read	
	CX	= Buffer size		
	DX:DI	<ul> <li>Pointer to buffer (monitor address in first byte of DX:DI when calling)</li> </ul>		

*Sub-function 3* performs master write and slave read operation with the DDC 2B monitor.

To Call:	AL	= 13h	Display Data Channel Support (DDC)	
	BL	= 3	Write buffer (only support DDC2B or DDC2AB), slave read, the read is supported if DDC2AB is supported	
	DX:[DI -	-		
Returns:	DX:DI	= Data re	ead if required	
Comments	The slave read operation is supported only in the DDC2AB enabled BIOS. Sub-function 0 should be used to check for DDC2AB support before using the slave read operation.			

Sub-function 4 returns the DDC support information of the BIOS.

To Call:	AL	= 13h	Display Data Channel Support (DDC)
	BL	= 4	Return DDC format supported by the BIOS
Returns:	BX [0]	= 1	DDC2B used for communication
		= 0	DDC1 used for communication
	AL [0]	= 1	DDC1 supported by BIOS
	AL [1]	= 1	DDC2B supported by BIOS
	AL [2]	= 1	DDC2AB supported by BIOS
	AL [6]	= 1	BIOS support detailed EDID timing at power up
	AL [7]	= 1	BIOS can use EDID information to setup the board at
			power up

**Comments:** Similar to Sub-function 0 except for no DDC monitor detection performing. It allows avoiding the monitor interference during DDC detection applied on non DDC monitor.

### A.24 Function 14h – Save and Restore Graphics Controller States

This function saves and restores the controller's register setting. Depending on the size of the BIOS, this function may not be supported in all BIOS's. The caller should check the return code from sub-function 0 before using the Save and Restore sub-functions.

To Call:	AL	= 14h	Save and	restore Graphics Controller states
	CL	= 0	Return bu	ffer size required in number of bytes
	СХ	<ul> <li>Buffer si</li> </ul>	ze	
	BX	= Save an	d restore r	nechanism used
		BX [0]	= 1	Can pass in segment point to last 64K of VGA (0b000h:0)or Linear aperture;
		BX [1]	= 1	Can pass in segment pointer pointing to 0:0 with full access;
		BX [2]	= 1	Can pass in segment pointer pointing to beginning of memory aperture;
		BX [3]	= 1	Can pass in segment pointer pointing to beginning of memory mapped location;

To Call:	AL	= 14h	Save and restore Graphics Controller states
	CL	= 1	Save controller states
	DX:DI	= Pointer t	o buffer
	BX	- Save an	d restore mechanism used
	BA	- Ouvo un	
If (BX [0] = 1	in the CL =	0 function)	SI = segment pointer to last 64K of VGA(0b000h:0) or Linear aperture
If (BX [1] = 1	in the CL =	0 function),	SI = segment pointer to 0:0 with full access
			SI = segment pointer to memory aperture
			SI = segment pointer to memory map location
		,,	
To Call:	AL	= 14h	Save and restore Graphics Controller states
To Call:	AL CL	= 14h = 2	Save and restore Graphics Controller states Restore controller states
To Call:			
To Call:	CL	= 2	Restore controller states
To Call:	CL DX:DI	= 2 = Pointer	Restore controller states
	CL DX:DI BX	<ul><li>= 2</li><li>= Pointer f</li><li>= Save an</li></ul>	Restore controller states
	CL DX:DI BX	<ul><li>= 2</li><li>= Pointer f</li><li>= Save an</li></ul>	Restore controller states to buffer d restore mechanism used SI = segment pointer to last 64K of VGA(0b000h:0) or
lf (BX [0] = 1	CL DX:DI BX in the CL =	= 2 = Pointer f = Save an 0 function)	Restore controller states to buffer d restore mechanism used SI = segment pointer to last 64K of VGA(0b000h:0) or Linear aperture
If (BX [0] = 1 If (BX [1] = 1	CL DX:DI BX in the CL = in the CL =	<ul> <li>= 2</li> <li>= Pointer f</li> <li>= Save an</li> <li>0 function)</li> <li>0 function),</li> </ul>	Restore controller states to buffer d restore mechanism used SI = segment pointer to last 64K of VGA(0b000h:0) or Linear aperture SI = segment pointer to 0:0 with full access
If (BX [0] = 1 If (BX [1] = 1	CL DX:DI BX in the CL = in the CL =	<ul> <li>= 2</li> <li>= Pointer f</li> <li>= Save an</li> <li>0 function)</li> <li>0 function),</li> </ul>	Restore controller states to buffer d restore mechanism used SI = segment pointer to last 64K of VGA(0b000h:0) or Linear aperture

# A.25 Function 15h – Refresh Rate Support

This function manages the refresh rate information of various display modes.

To Call:	AL	= 15h	Refresh Rate support
	BL	= 0	Get current refresh rate information
To Call:	AL	= 15h	Refresh Rate support
	BL	= 1	Change current refresh rate information
To Call:	AL	= 15h	Refresh Rate support
TO Call.		-	
	BL	= 2	Save refresh rate information
	DX:DI	<ul> <li>Pointer to buffer (minimum 20 bytes required and is terminated by 0FFFFh)</li> </ul>	

#### Table 8-4 Refresh Rate Structure

Offset (byte)	Content
0	12h (640x480), Refresh mask bit 6 = 72Hz bit 5 = 75Hz bit 4 = 85Hz
	If bit 4, 5, $6 = 0$ Default is 60Hz.
1	6Ah (800x600), Refresh mask
	bit 4 = $85Hz$ bit 3 = $56Hz$ bit 2 = $60Hz$ bit 1 = $72Hz$ bit 0 = $75Hz$
2	55h (1024x768), Refresh mask
	bit 4 = $85Hz$ bit 3 = $87Hz$ , Interlaced bit 2 = $60Hz$ bit 1 = $70Hz$ bit 0 = $75Hz$
3	83h (1280x1024), Refresh mask bit 5 = 85Hz bit 4 = 43Hz bit 3 = 47Hz bit 2 = 60Hz bit 1 = 70Hz bit 0 = 75Hz
4	84h (1600x1200), Refresh mask
5	mode #(1152), Refresh mask
	OFFFh

To Call:	AL	= 15h	Refresh Rate support
	BL	= 3	Set current external CRT table state
	BH	= 1	Use external CRTC table
		= 0	Do not use external CRTC table
To Call:	AL	= 15h	Refresh Rate support
	BL	= 4	Current external CRT table state
	AL [0]	= 1	External CRTC table will be used by the BIOS

To Call:	AL	= 15h	Refresh Rate support	
	BL	= 5	Restore factory default refresh rate information	

#### A.26 Function 16h – Video Feature Support

This function returns the multimedia hardware information for display adapters which include TV tuners or audio chips. It is supported in 3D RAGE Pro, RAGE LT Pro, and RAGE IIC BIOS implementations that use Revision 0 of the ATI Multimedia BIOS Table.

This function should not be used for new designs. Instead, diagnostics and device drivers are now expected to search for the hard-coded Multimedia Table as documented in the BIOS Table for ATI Multimedia Devices Requirements Specification.

To Call:	AL	= 16h	Video Feature Support
Returns:	AL DX:DI	= 0 = Pointer	Format type to table

**Comments:** Multimedia hardware information is not present for all BIOS. Users should check function return code before using it.

#### Table A-3 Video Feature Structure

Offset (byte)		Content
0	bits [7:0]	<ul> <li>Tuner Type</li> <li>0x00 = No tuner installed</li> <li>0x01 = Philips FI1236 MK1 NTSC M/N North America (AIW only)</li> <li>0x02 = Philips FI1236 MK2 NTSC M/N Japan</li> <li>0x03 = Philips FI1216 MK2 PAL B/G</li> <li>0x04 = Philips FI1246 MK2 PAL I</li> <li>0x05 = Philips FI1236 MK2 NTSC M/N North America</li> <li>0x07 = Philips FI1236 MK2 SECAM D/K</li> <li>0x08 = Philips FI1236 MK2 NTSC M/N North America</li> <li>0x09 = Philips FI1236 MK2 PAL B/G - External Tuner BOD</li> <li>0x0A = Philips FI1246 MK2 PAL B/G, SECAM L/L'</li> <li>0x08 = Philips FI1236 MK2 NTSC M/N North America</li> <li>0x09 = Philips FI1236 MK2 PAL B/G - External Tuner BOD</li> <li>0x08 = Philips FI1246 MK2 PAL B/G, SECAM L/L' - External Tuner BOD</li> <li>0x0C = Philips FI1236 MK2 NTSC M/N North America - External Tuner BOD</li> </ul>
0	bits [7:0] (cont'd)	0x0D - 0x0F = Reserved 0x10 = Alps TSBH5 NTSC M/N North America 0x11 = Alps TSCH5 NTSC M/N North America 0x12 = Alps TSCH5 NTSC M/N North America with FM 0x13 - 0x1F = Reserved

Offset (byte)		Content
	bits [1:0]	= Video Input Connector
		00 = 4-pin (shared composite/S-video, no audio or +12V) 01 = 7-pin (shared composite/S-video, audio and +12V) <b>10 = 8-pin (separate composite/S-video, audio, no +12V)</b> 11 = Reserved
	bits [3:2]	= Video Output Connector
		<ul> <li>00 = 4-pin (shared composite/S-video, no audio)</li> <li>01 = 7-pin (shared composite/S-video, audio)</li> <li>10 = 8-pin (separate composite/S-video, audio)</li> <li>11 = 7- or 8-pin for RGB SCART (separate composite/S-video, no audio)</li> </ul>
1	bit 4	= CD Input Connector
		0 = Not installed 1 = Installed
	bit 5	= CD Output Connector
		0 = Not installed 1 = Installed
	bits [7:6]	= Video Pass-Through Circuit
		00 = Not installed 01 = Tuned for NTSC 10 = Tuned for PAL 11 = Switchable (NTSC or PAL)
	bits [2:0]	= Video Decoder Type
2		000 = Not Installed 001 = Bt819 010 = BT829 011 = BT829A 100 = Philips 7111 101 = Philips 7112 110 - 111 = Reserved

#### Table A-3 Video Feature Structure (Continued)

#### Table A-3 Video Feature Structure (Continued)

Offset (byte)		Content
2	bits [5:3]	<ul> <li>Video Decoder Number of Crystals, Standards Supported</li> <li>000 = NTSC and PAL Crystals Installed (for BT8xx)</li> <li>001 = NTSC Crystal Only (for BT8xx)</li> <li>010 = PAL Crystal Only (for BT8xx)</li> <li>011 = NTSC, PAL, SECAM (for BT829)</li> <li>110 = RAGE THEATER</li> <li>111 = Reserved</li> </ul>
	bits [7:6]	<ul> <li>Video Out Crystal Frequency</li> <li>00 = TVOut not Installed</li> <li>01 = 28.63636 MHz Crystal</li> <li>10 = 29.4982713 MHz Crystal</li> <li>11 = 27.0 MHz Crystal</li> </ul>
3	bits [3:0]	<ul> <li>Audio Chip</li> <li>0x0 = Philips TEA5582 NTSC Stereo, no DBX, no Volume control</li> <li>0x1 = Mono with audio mux</li> <li>0x2 = Philips TDA9850 NTSC N.A. Stereo, DBX, EEPROM, mux, no Volume control</li> <li>0x3 = Sony CXA2020S Japan NTSC Stereo, mux, no Volume control</li> <li>0x4 = ITT MSP3410D Europe Stereo, Volume, Internal mux</li> <li>0x5 = Crystal CS4236B</li> <li>0x6 = Philips TDA9851 NTSC stereo, volume control, no DBX, no mux</li> <li>0x7 = ITT MSP3415 (Europe)</li> <li>0x8 = ITT MSP3430 (North America)</li> <li>0x9 - 0xE = Reserved</li> <li>0xF = No Audio Chip Installed</li> </ul>
	bit [7:4]	<ul> <li>ATI Product Type</li> <li>0x0 = ATI Prototype Board</li> <li>0x1 = ATI All-in-Wonder</li> <li>0x2 = ATI All-in-Wonder Pro, no MPEG/DVD decoder</li> <li>0x3 = ATI All-in-Wonder Pro, CD1.1 or similar</li> <li>MPEG/DVD decoder on MPP</li> <li>0x4 = ATI All-in-Wonder Plus</li> <li>0x5 - 0xF = Reserved</li> </ul>
4	bit [7:0]	= OEM ID <b>0x00 = ATI product</b> 0x01 = Intel product 0x02 = Apricot product 0x03 - 0xFF = Reserved

Offset (byte)	Content				
	bit [7:0]	<ul> <li>Revision (indicates OEM revision level, meaning changes with OEM ID code)</li> </ul>			
5		0x00 = Intel OEM ID All-in-Wonder, All-in-Wonder Pro rev 1 0x01 = Intel OEM ID -used- 0x02 - 0xFF = Reserved			
	bit [3:0]	= Voltage Regulator			
6		00 = No Tuner Power Down Feature 01 = Tuner Power Down Feature 10 = Reserved 11 = Reserved			
6	bit [5:4]	<ul> <li>Teletext</li> <li>00 = No Teletext</li> <li>01 = Teletext Philips SAA5281</li> <li>10 = Reserved</li> <li>11 = Reserved</li> </ul>			
	bit [7:6]	= Reserved			
7	bit [7:0]	= Reserved			

#### Table A-3 Video Feature Structure (Continued)

Highlighted bit-fields (in bold/blue) correspond to the first revision of the board (NTSC with all features).

Default board ID will be: 00 00 00 00 00 4A 7A 01 (hex).

# A.27 Function 17h – Enable / Disable Video Input Capture Mode and Return Video Capture Capability

This function manages and returns information of the video capture support of the controller.

Sub-function 00h – Enable Video Input Capture Mode

Sub-function 01h – *Disable Video Input Capture Mode* 

Sub-function 02h – Return Video Capture Capability Table

To Call:	AL	= 17h	Enable / Disable video input capture and Return video capture capability table
	BL	= 00h	Enable video input capture

	BL	= 01h	Disable video input capture
	BL	= 02h	Return video capture capability table
Returns:	•	captu Trigg The tab	nt and offset address to a table specifying the maximum ire width for "Auto Continuous" capture mode and "Host ered" capture mode. ole is terminated by 0xff in the first column ir of bytes per row type
	AL	= Format	type

Format Type 0

#### Table A-4 Format Type 0

MEM_SIZE & COLOR_DEPTH	DOT CLOCK (MHz)	MAX CAPTURE WIDTH
0xff (end of table)		

MEM_SIZE &	
COLOR_DEPTH	= (Memory size << 4)   (color_depth)
DOT CLOCK (PCLK)	<ul> <li>Video dot clock in MHz</li> </ul>
MAXIMUM CAPTURE	<ul> <li>(Continuous Capture source width &lt;&lt; 4)   (Single Frame Capture source width)</li> </ul>
	== 0, Video capture cannot be supported.
	== 1, Continuous capture width < = 160 host-triggered capture width < = 160.
	== 2, Continuous capture width < = 240 host-triggered capture width < = 240.
	== 3, Continuous capture width < = 320 host-triggered capture width < = 352.

Note: Each entry in the table is one byte long.

To determine if Video Capture is supported, use the following algorithm:

 If an empty table is returned, maximum continuous capture width is 320 and maximum host-triggered capture is 352 for all supported display modes.  If (memory\_size >= (MEM\_SIZE >> 4) & color\_depth == (COLOR\_DEPTH & 0x0f) & dot clock <= DOTCLOCK) then the maximum video capture width size is in MAXIMUM CAPTURE WIDTH.
 If no match can be found in the table, maximum continuous capture width is 320 and maximum host-triggered capture is 352 for all supported display modes.

#### Format Type 1

The resolution information is added to format type 0. This helps to bring out more capture support for high resolution display modes.

#### Table A-5 Format Type 1

MEM_SIZE & COLOR_DEPTH	DOT CLOCK (MHz)	MAXIMUM CAPTURE WIDTH	RESOLUTION
0xff (end of table)			

MEM_SIZE &	
COLOR_DEPTH	= (Memory size << 4)   (color_depth)
DOT CLOCK (PCLK)	<ul> <li>Video dot clock in MHz</li> </ul>
MAXIMUM CAPTURE	= (Continuous Capture source width << 4)   (Single Frame
WIDTH	Capture source width)
	== 0, Video capture cannot be supported.
	== 1, Continuous capture width < = 160
	host-triggered capture width $< = 160$ .
	== 2, Continuous capture width < = 240
	host-triggered capture width $< = 240$ .
	== 3, Continuous capture width < = 320
	host-triggered capture width $< = 352$ .

RESOLUTION	=	Display mode information that the current table entry apply If bit 0 set, current entry applied for display width < = 640 If bit 1 set, current entry applied for display width = 800 If bit 2 set, current entry applied for display width = 1024 If bit 3 set, current entry applied for display width = 1152 If bit 4 set, current entry applied for display width = 1280 If bit 5 set, current entry applied for display width = 1600 Bits 6 and 7 are reserved.
		More than one bit can be set for table entry supporting multiple resolutions.

Note: Each entry in the table is one byte long.

To determine if Video Capture is supported, use the following algorithm:

1.	If an empty table is returned, maximum continuous capture width is 320 and maximum host-triggered capture is 352 for all supported display modes.
2.	If ((memory_size >= (MEM_SIZE >> 4) & color_depth == (COLOR_DEPTH & 0x0f) & dot clock <= DOTCLOCK) & corresponding display width bit in RESOLUTION is set), then
	the maximum video capture width size is in MAXIMUM CAPTURE WIDTH.
3.	If no match can be found in the table, maximum continuous capture width is 320 and maximum host-triggered capture is 352 for all supported display modes.
# Format Type 2

This format does not use a table to store maximum capture width information. The width supported is generated dynamically and is returned in register CX. But an empty table is returned for backward compatibility reason.

To Call:	AL	=	17h	Enable / Disable video input capture and Return video capture capability table
	BL	=	0	Enable video input capture
		=	1	Disable video input capture
		=	2	Return video capture capability table
Returns:	DX:[BX]	=	0	t and offset address to an empty table terminated by a the first column
	DX:[BX - 1]	=	0	Number of bytes per row
	DX:[BX - 2]	=	2	Format type
	AL	=	2	Format type
	СХ	=	for the 15 bpp a and Y	m capture width supported by the current display mode following scaler source format: aRGB 1555, 16 bpp RGB 565 YUV 9, YUV12, VYUY422 VYU422 240, 320, 352, 384, 640, or 720

# Sub-function 03h -- Return Maximum Capture Width of the Specified Display Mode for the following Scaler Source Format: 15 bpp aRGB 1555, 16 bpp RGB 565, YUV 9, YUV12, VYUY422 and YVYU422

# Sub-function 04h -- Return Maximum Capture Width of the Specified Display Mode for the following Scaler Source Format: 32 bpp aRGB 8888

The following two sub-functions are new for RAGE PRO series. For this new format, sub-functions 00h, 01h and 02h return the capture support for current display mode only. Sub-functions 03h and 04h provide capture support information for other display modes.

The format type must be checked prior to using the capture width data returned in register CX.

To Call:	AL	= 17h	Enable / Disable video input capture and Return video capture capability table
	BL	= 03 = 04	Return Maximum Capture Width of the Specified Display Mode for the following Scaler Source Format: 15 bpp aRGB 1555, 16 bpp RGB 565, YUV 9, YUV12, VYUY422 and YVYU422 Return Maximum Capture Width of the Specified Display Mode for the following Scaler Source Format: 32 bpp aRGB 8888
	CH CL DL	44.9	depth ock (rounded up value, e.g. 25.18Mhz becomes 26, 9Mhz becomes 45) acter count of the display width
Returns:	DX:[BX] DX:[BX - 1 DX:[BX - 2	0xff ] = 0	ent and offset address to an empty table terminated by a in the first column Number of bytes per row Format type
	AL CX	moo	Format type num capture width supported by the specified display de ), 240, 320, 352, 384, 640, or 720

# A.28 Function 18h – Reserved for UMA

# A.29 Function 19h – TVOut Hooks (not supported in LT PRO)

To Call:	AL	= 19h	TVOut Hooks
	CL	= 0	Return if TVOut BIOS is active and in service
Returns:	AL [0]	= 1	This board should contain TVOut BIOS service or TVOut Hardware (e.g. ImpacTV or RAGE THEATER
If AL [1] = 1 a	AL [1] and AL[0] :	= 1 = 0 = 1	ASIC) TVOut BIOS is active TVOut BIOS is disabled or TVOut Hardware not installed = Standard TVOut BIOS service (70h -7Fh) should be used
The extended If AL [1] = 0 a error code function If AL [1] = 0 a	and AL[0] = is returned	= 0 or in this	<ul> <li>No TVOut support is required</li> <li>The board should have TVOut Hardware. Yet TVOut BIOS service is disabled due to the system BIOS error or TVOut hardware not being installed</li> </ul>

Application should use the function below to determine whether external driver/TSR support for TVOut is required.

To Call:	AL	= 19h	TVOut Hooks
	CL	= 1	TVOut Hardware detection
	AL [0]	= 0 = 1	No TVOut Hardware is found TVOut Hardware is detected
	BX	= TVOut	Hardware setting if AL [0] = 1
	CL [0]	= 0 or 1	TVOut Address
To Call:		= 19h	TVOut Hooks
To Call:	AL	-	
	CL	= 2	Re-initialize the graphics controller DSP values based on the new CRTC parameter setting

	DX:BX	= TVOut	Hardware setting if AL [0] = 1
	CL [0]		er to parameter table (see for structure as function $AL = 0$ , = 81h)
To Call:	AL	= 19h	TVOut Hooks
	CL	= 3	Get current mode dot clock
Returns:	BX	= Dot clo	ock

# A.30 Query Structure

The Query Strucrure is used by Fuction 08h and Function 09h

**Table A-6 Query Structure** 

Offset (byte)	Content				
0 - 1	Size of structure in bytes				
2	Revision of structure				
3	Number of mode tables				
4 - 5	Offset in bytes to mode tables				
6	Size of each mode table in bytes				
7	VGA Type:				
	0 = Disabled 1 = Enabled				

Offset (byte)	Content			
8 - 9	ASIC identification			
	bits [15:0] = ASIC type = $0xD700, GX-C$ = $0xD701, GX-D$ = $0xD702, GX-E$ = $0xD703, GX-F$ = $0x57xx, CX$ = $0x43xx, CT$ = $0x4341, CT-SGS$ = $0x4309, CT-NEC/C$ = $0x4309, CT-NEC/D$ = $0x430A, CT-NEC/D$ = $0x45xx, ET$ = $0x47xx, GT$ = $0x4700, GT-A2/NEC$ = $0x4701, GT-B/SGS$ = $0x4701, GT-B/SGS$ = $0x473A, RAGE IIC$ = $0x475A, GT-B/UMC$ = $0x475C, 3D RAGE PRO$ = $0x479A, RAGE II+$ = $0x47xx, RAGE XL$ = $0x47xx, RAGE XL$			
8 - 9	bits [15:0] = ASIC type (continued) (cont'd) = 0x4C00, RAGE LT = 0x4CDC, 3D RAGE LT PRO = 0x5CX, ST = 0x56XX, VT = 0x5608, VT-A3 NEC = 0x5648, VT-A4 NEC = 0x5640, VT-A4 SGS = 0x5601, VT-B/SGS = 0x569A, VTB/UMC			
0Ah	VGA Boundary:			
	$\begin{array}{llllllllllllllllllllllllllllllllllll$			
0Bh	Memory Size:			

Offset (byte)			Content
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	= 512K = 1M = 2M = 4M = 6M = 8M = 12M = 16M = 1.5M = 2.5M = 3.0M = 3.5M = 5M = 7M = 10M = 14M	
0Ch	bits [3:0] bits [7:4]	DAC Type DAC subty 00h xxx1xxxb 01h 02h 72h 03h 04h 14h 05h 15h 75h 06h 16h 07h 17h 27h 37h 47h 57h	

Offset (byte)		Content	
	bits [7:4]	<ul> <li>The memory may support block write</li> <li>The memory does not support block write</li> </ul>	
	bits [3:0]	1 = DRAM 2 = EDO DRAM 3 = BRRAM / PSEUDO EDO / HYPER PAGE EDO 4 = SDRAM 5 = SGRAM 6 = WRAM	
0Dh	Memory Ty	pe (for RAGE Mobility and RAGE XL/XC):	
	bits [7:4]	= 0The memory may support block write= 1The memory does not support block write	
	bits [3:0]	0-3 = Reserved 4 = SDRAM 1:1 64 bit 5 = SGRAM 1:1 64 bit 6 = SDRAM 2:1 32 bit 7 = SGRAM 2:1 32 bit	
0Eh	Bus Type:		
	0 1 2 3 4 5 6 7	<ul> <li>= ISA</li> <li>= EISA</li> <li>= Reserved</li> <li>= Reserved</li> <li>= VLB non-multiplexed</li> <li>= VLB</li> <li>= PCI</li> </ul>	
0Fh	bit 7	Enable composite sync	
	bit 6 Enable sync on green		
10h - 11h	Aperture address in MB (0-4095)		
12h	Aperture configuration (see also AL = 06h "Short Query Function", <i>page -4</i> )		
13h	Color depth bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0	a support= 1Support 32 bpp (unpack 24 bpp in xRGB, x is byte 0)= 1Support 32 bpp (unpack 24 bpp in BGRx, B is byte 0)= 1Support 32 bpp (unpack 24 bpp in RGBx, R is byte 0)= 1Support 32 bpp (unpack 24 bpp in xBGR, x is byte 0)= 1Support 32 bpp (unpack 24 bpp in xBGR, x is byte 0)= 1Support BGR in 24bpp= 1Support RGB in 24bpp= 1Support 16 bpp, 555= 1Support 16 bpp, 565	
14h	RAMDAC s	support feature	

Offset (byte)	Content			
	bit 7= 1Support sync on greenbit 6= 1Support gamma correctionbit 5= 1Support 256 gray scalebit 4= 1Support sleep mode			
15h	bit 0 = I/O address type (see extended function AL = 12h on page -11)			
16h-17h	Offset into current mode table if non-zero (not implemented)			
18h-19h	I/O base address			
1Ah-1Bh	Offset into DAC hsync pipeline delay adjust information			
1Ch-1Fh	Reserved			

# A.31 Mode Table Structure

Mode tables immediately follow the device status table. Use the forward pointer to reference mode tables, as the device status table may expand in the future. It is possible to have no modes installed. Typically, between 2 and 7 mode tables will be returned.

Table A-7 Installed Mode Tables
---------------------------------

Offset (byte)	Content				
	Installed Mode Table 1				
0 - 1	Horizontal display resolution, in pixels				
2 - 3	Vertical display resolution, in scan lines				
4	Maximum pixel depth				
5	Mode number of this mode table				
6 - 7	Offset into EEPROM = 0 Table is generated from VGA parameters <> 0 Offset into EEPROM table				
8 - 9	Reserved				
0Ah-0Bh	Reserved				

Offset (byte)		Content
0Ch-0Dh	bit 15 = bit 14 = bit 13 = bit 12 = bit 12 = bit 11 = bit 10 = bit 9 = bit 8 = bits [7:4] = bits [3:0] =	Reserved Use external crystal if ATI18818 is used Enable Mux mode Enable Composite Sync Enable hsync delay in BIOS Reserved, used for TLC34075 Enable interlace Enable double scan Mode table type: 0 for external; 1 for internal Reserved
0Eh	CRTC_H_TOT	AL
0Fh	CRTC_H_DIS	P
10h	CRTC_H_SYN	NC_STRT
11h	CRTC_H_SYN	NC_WID
12h-13h	CRTC_V_TOT	AL
14h-15h	CRTC_V_DISI	P
16h-17h	CRTC_V_SYN	IC_STRT
18h	CRTC_V_SYN	NC_WID
19h	CLOCK_CNTL	
1Ah-1Bh	Dot Clock for coprocessor mode, for programmable clock chip	
1Ch-1Dh	bits [15:12] = H_TOTAL in pixels format, used for TVOut only bits [11:8] = CRTC_H_SYNC_DLY bits [7:4] = OVR_WID_RIGHT bits [3:0] = OVR_WID_LEFT	
1Eh-1Fh	OVR_WID_TC	PP, OVR_WID_BOTTOM
20h-21h	OVR_CLR_B,	OVR_CLR_8
22h-23h	OVR_CLR_G,	OVR_CLR_R
	Installed Mode Table 2	
	er [6] - El ader [6]	ntries definition same as in Installed Mode Table 1 above
	Installed Mo	de Table n
	der [6] - El eader [6]	ntries definition same as in Installed Mode Table 1 above

#### Table A-7 Installed Mode Tables (Continued)

# A.32 EEPROM Data Structure

#### Table A-8 EEPROM Data Structure

Offset (byte)	Content			
0	bits [15:0]	=	EEPROM Write Counter	
1	bits [15:8] bits [7:0]		Checksum value for DDC data EEPROM Checksum, modular 8 of 8bit data, the summation of all the entries in the EEPROM must be 0	
2	bits [15:0]	=	Reserved. No application program should touch this entry. Factory default should set this field to 0	
3	bits [15:8] bits [7:4] bits [3:0]	=	Reserved 1 DDC information (DDC initialization enable) EEPROM table revision	
4	bits [15:0]	=	Custom monitor indices	
	bits [15:9] bit 8	=	<ul> <li>1280x1024 Refresh Rate information</li> <li>Select 1280x1024 in 75Hz (used with built-in CRTC parameter table)</li> </ul>	
	bit 7	=	1 Use stored 640x480 coprocessor parameters for coprocessor mode	
5	bit 6 bit 5 bit 4	= = =	1         Enable 640x480 72Hz           1         Enable 640x480 75Hz           1         Enable 640x480 85Hz	
	bits [3:2] bit 1 bit 0	= = =	Reserved Enable sync on green Enable composite sync	
	bits [15:8] bit 7	=	Reserved 1 Use stored 800x600 Coprocessor parameters for coprocessor mode	
	bit 6 bit 5	=	Reserved 1 Reserved	
	bit 4	=	<ol> <li>Reserved</li> <li>Select 800x600 in 85Hz (used with built-in CRTC parameter table)</li> </ol>	
6	bit 3	=	1 Select 800x600 in 56Hz (used with built-in CRTC parameter table)	
	bit 2	=	1 Select 800x600 in 60Hz (used with built-in CRTC parameter table)	
	bit 1	=	1 Select 800x600 in 72Hz (used with built-in CRTC parameter table)	
	bit 0	=	1 Select 800x600 in 75Hz (used with built-in CRTC parameter table)	

Offset	Content			
(byte)				
	bits [15:8]	=	Reserved	
	bit 7	=	1	Use stored 1024x768 Coprocessor parameters for
				coprocessor mode
	bits [6:4]		Reserved	• · · · · · · · · · · · · · · · · · · ·
	bit 3	=	1	Select 1024x768 in 87Hz Interlaced (used with built-in
7	L:4 0		4	CRTC parameter)
	bit 2	=	1	Select 1024x768 in 60Hz (used with built-in CRTC
	hit 1	_	1	parameter table) Select 1024x768 in 70Hz (used with built-in CRTC
	bit 1	=	I	parameter table)
	bit 0	-	1	Select 1024x768 in 75Hz (used with built-in CRTC
	Sit 0	_		parameter table)
			Daviarila	
	bits [15:8]	=	Power Up 03h	Video Mode VGA color - secondary
			05h	VGA color - secondary VGA monochrome - secondary
			09h	VGA color - primary
			0Bh	VGA monochrome - primary
	bits [7:6]	=	Monochro	me Mode Color Select
			0	White
			1	Green
			2	Amber
	bit 5	=	Dual Monitor Enable	
	bit 4	=	Font Selection at power up	
			0	8x14 or 9x14
			1	8x16 or 9x16
8				
	bit 3	=	VGA Bus	
			0 1	8 bits
			I	16 bits
	bit 2	=	Zero Wait	State Ram
	~~~		0	Disable
			1	Enable
	bit 1	=		State ROM
			0	Disable
			1	Enable
	bit 0	=	16-bits RC	DM
		_	0	Disable
			1	Enable

#### Table A-8 EEPROM Data Structure (Continued)

# Table A-8 EEPROM Data Structure (Continued)

Offset (byte)			Content
		=	Host data transfer width0Auto select116 bit28 bit38 bit host / 16bit other
9	bits [5:4]	=	Monitor Code Reserved VGA boundary 0 No boundary 1 512K 2 1M
	bit 3 bits [2:0]	=	Monitor Alias enable Monitor Alias
A	bits [15:4] bits [3:0]	=	Aperture Location (in MB) Aperture Size (will not be used by the BIOS) If Aperture Location is non-zero, assuming that aperture will be enabled, the Aperture size will be based on Video memory size
В	bits [15:8] bits [7:0]	=	Mouse address00hMouse disable08hSecondary address selected18hPrimary address selectedInterrupt Level20h = IRQ 528h = IRQ 430h = IRQ 338h = IRQ 2
0Ch-1Dh		=	Reserved
1Fh-2Dh		=	CRT Parameter Table 1
2Eh-3Ch		=	CRT Parameter Table 2
3Dh-4Bh		=	CRT Parameter Table 3
4Ch-5Ah		=	CRT Parameter Table 4
5Bh-69h		=	CRT Parameter Table 5
6Ah-78h		=	CRT Parameter Table 6
79h-87h		=	CRT Parameter Table 7
88h-96h		=	CRT Parameter Table 8
97h-A5h		=	CRT Parameter Table 9
A6h-B4h		=	CRT Parameter Table 10
B5h-C3h		=	CRT Parameter Table 11
C4h-D2h		=	CRT Parameter Table 12

Offset (byte)	Content
D3h-E1h	= CRT Parameter Table 13
E2h-F0h	= CRT Parameter Table 14
F1h-FFh	= CRT Parameter Table 15

#### Table A-8 EEPROM Data Structure (Continued)

# A.33 CRT Parameter

#### Table A-9 RAGE PRO CRT Parameter Table

Offset (word)		Content
0	bits [15:8] bits [7:0]	<ul><li>Video Mode Select 1 / Reserved</li><li>Video Mode Select 2 / Reserved</li></ul>
1	bits [15:8] bits [7:0]	<pre>= Video Mode Select 3 / Video Mode Select = CRT Refresh Rate bit mask / (bit 7 = 1 if the parameter is in coprocessor mode)</pre>
2	bits [15:14] bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bits [3:0]	<ul> <li>Reserved</li> <li>Enable Mux mode</li> <li>Enable Composite Sync</li> <li>Enable Hsync delay adjust in BIOS</li> <li>Reserved, used for TLC34075</li> <li>Enable interlace</li> <li>Enable double scan</li> <li>Vertical Sync Polarity (VGA only)</li> <li>Horizontal Sync Polarity (VGA only)</li> <li>Reserved (used by INSTALL.EXE)</li> <li>CRT Usage (VGA only): 0 = Use Sync polarities only 1 = Use all CRT parameters</li> <li>Reserved</li> </ul>
3	bits [15:8] bits [7:0]	= MAX_SCAN_LINE(CRT09) / CRTC_H_DISP = H_TOTAL(CRT00) / CRTC_H_TOTAL
4	bits [15:8] bits [7:0]	<ul><li>= H_RETRACE_END(CRT05) / CRTC_H_SYNC_WID</li><li>= H_RETRACE_STRT(CRT04) / CRTC_H_SYNC_STRT</li></ul>
5	bits [15:8] bits [7:0]	<ul><li>V_RETRACE_END(CRT11) / CRTC_V_TOTAL</li><li>V_RETRACE_STRT(CRT10) / CRTC_V_TOTAL</li></ul>
6	bits [15:8] bits [7:0]	= H_BLANK_END(CRT03) / CRTC_V_DISP = H_BLANK_STRT(CRT02) / CRTC_V_DISP

Offset (word)		Content
7	bits [15:8] bits [7:0]	<ul><li>V_BLANK_END(CRT16) / CRTC_V_SYNC_STRT</li><li>V_BLANK_STRT(CRT15) / CRTC_V_SYNC_STRT</li></ul>
8	bits [15:8] bits [7:0]	<ul> <li>CRTC_OVERFLOW(CRT07) / CLOCK_CNTL (If == 0ffh or == programmable entry in clock chip, use Dot Clock in entry 9 and programmable entry in Dot Clock)</li> <li>V_TOTAL(CRT06) / CRTC_V_SYNC_WIDTH</li> </ul>
9	bits [15:8] bits [7:0]	<ul> <li>V_DISP_END(CRT12) / Dot Clock</li> <li>CRT_MODE(CRT17) / Dot Clock</li> </ul>
A	bits [15:12] bits [11:8] bits [7:4] bits [3:0]	<ul> <li>Reserved</li> <li>CRTC_H_SYNC_DLY</li> <li>OVR_WID_RIGHT</li> <li>OVR_WID_LEFT</li> </ul>
В	bits [15:0]	= OVR_WID_TOP, OVR_WID_BOTTOM
С	bits [15:0]	= OVR_CLR_B, OVR_CLR_8
D	bits [15:0]	= OVR_CLR_G, OVR_CLR_R
E	bits [15:0]	= Reserved

#### Table A-9 RAGE PRO CRT Parameter Table (Continued)

# A.34 Scratch Registers

#### **Table A-10 Scratch Registers**

Scratch Register	Content	
SCRATCH_REG0	(base address +80h)	
	bit 7 = Internal 1600 CRTC parameter will be used bit 6 = 640x480 72Hz bit 5 = 640x480 75Hz bit 4 = 640x480 85Hz bit 3 = TVOut, ON/OFF state bit 2 = Reserved bits [1:0] = Graphics controller power management states	
SCRATCH_REG0 + 1	800x600 refresh rate information (base address + 81h)	
	bit 7 = External CRTC table indicator bits [6:0] = 800x600 refresh mask	
SCRATCH_REG0 + 2	<ul> <li>Reserved (can be 1280x1024)</li> <li>(base address + 82h)</li> </ul>	
	bit 7=DDC2 detected statebit 6=Reservedbits [5:0]=1280x1024 refresh mask	

#### Scratch Register Content 1024x768 refresh rate information SCRATCH\_REG0 + 3 (base address + 83h) bit 7 = Not used bits [6:0] = 1024x768 refresh mask SCRATCH REG1 ROM location (base address + 84h) (base address + 85h) SCRATCH\_REG1 + 1 bits [7:6] = Not used bits [5:4] = Feature connector information bit 3 = VBE20 used bit 2 = If set, disable the programming of DAC to VGA mode when INT 10h is called. For RAGE LT, Mobility, XL/XC, when set it indicates to the BIOS that Windows NT is running. This is used for a bug fix in the video mode setting under Windows NT. bit 1 = Reserved bit 0 = Sync on green enable. Not used for RAGE LT, RAGE Mobility, or RAGE XL/XC. SCRATCH\_REG1 + 2 (base address + 86h) bits [7:6] = CRTC pitch size bit 5 = Mux mode bit 4 = Enable gamma correction or 256 color grey scale = 32bpp color orientation information bit 3 = TLC34075 output clock select or TVP3026 15/16bpp bit 2 information, VGA Emulation State = 32bpp color orientation information bit 1 bit 0 Current gamma correction or 256 color state (base address + 87h) SCRATCH\_REG1 + 3 TVOut Information (3D RAGE PRO, RAGE IIC, 3D RAGE LT PRO, RAGE Mobility, and RAGE XL) or Programmable Pixel Clock (older controllers with external clock chip) or Reserved (RAGE XC or no-TVOut BIOS) If used for TVOut Info: bit 7 = TV is connected if set bit 6 = TV / CRT switch request flag bit 5 = TV / CRT auto switch flag bit 4 = Reserved bits [3:0] = TVOut TV Standard (see *Table 8-4* for the list)

#### Table A-10 Scratch Registers (Continued)

<b>Table A-10 Scratch Registers</b>	(Continued)
-------------------------------------	-------------

Scratch Register	Content	
1CE/BB	This register exists with VGA enable and in GX and CX controllers only	
	bits [7:6] = 640x480 refresh rate information bits [5:4] = Monochrome mode, color information bit 1 = If set, use VGAWONDER compatible paging mechanism in packed pixel mode bit 0 = If set, disable the programming of DAC to VGA mode when INT 10h is called	

# A.35 ROM Header

There is some information stored in the ROM header. This information is not intended for application program development.

Table A-11 ROM Header Information

Offset (byte)	Content
-1, -2	Size of the structure in number of byte
0	= 0 Type definition
1	Extended function code (0a0h, 0a1hetc.)
2	BIOS internal revision, major
3	BIOS internal revision, minor
4 - 5	I/O address, for sparse only
6 - 7	Reserved
8 - 9	Reserved
10 -11	Reserved
12 - 13	DRAM memory cycle in extended and VGA
14 - 15	VRAM memory cycle in extended and VGA
16 - 17	Pointer to frequency table
18 - 19	Pointer to log-on message
20 - 21	Pointer to miscellaneous information
22 - 23	PCI, Bus, Dev, Init code
24 - 25	Reserved
26 - 27	I/O base address if non-zero, block I/O enable
28 - 29	Reserved (used)
30 - 31	Reserved (used)
32 - 33	Reserved (used)

Offset (byte)	Content
34 - 35	Int 10h offset, Coprocessor Only BIOS
36 - 37	Int 10h segment, Coprocessor Only BIOS
38 - 39	Monitor information, OEM specific
40 - 43	4K memory mapped location
44 - 47	Reserved (used)
48 - 49	TVOut (see below for details)
50 - 55	Offffh, 0, Offffh
56 - 57	BIOS runtime address
58 - 59	Reserved (used)
60 - 61	Feature ID
62 - 63	Subsystem vendor ID
64 - 65	Subsystem ID
66 - 67	Device ID
68 - 69	Pointer to Config string
70 - 71	Pointer to Video Feature table (see also AL = 16h on <i>page -17</i> ). Exits only if "MMEDIA" exists; "MMEDIA" is located at offset - 8 bytes
72 - 73	Pointer to Hardware Info table (see below for details)
74 - 89	\$??? Signatures indicating pointers to hardware information table, and Multi-TV Standard table (optional)

Table A-11 ROM Header Information (Continued)	Table A-11	<b>ROM Header Information</b>	(Continued)
-----------------------------------------------	------------	-------------------------------	-------------

The following code will locate the ROM header and extract the PCI bus device information from the ROM header.

unsigned far *ip;	
char far *cp;	
FP_SEG(ip) = RomLocation()	; /* assume RomLocation() will return the ROM segment */ /* address */
$FP_OFF(ip) = 0x48;$	/* pointer to the ROM header */
$FP_OFF(ip) = ip[0];$	/* update array pointer to point to the ROM header */
FP_SEG(cp) = FP_SEG(ip);	/* update byte pointer to point to the ROM header as well */
FP_OFF(cp) = FP_OFF(cp);	
PciBusDev = ip[11];	/* get the pci bus dev word */

# A.35.1 TVOut Information

This information exists only when  $ip[48 >> 1] \neq 0xFFFF$ .

#### Table A-12 TVOut Information

Bits	Content
3 - 0	TV Standard = 0000 NTSC = 0001 PAL = 0010 PAL-M = 0011 PAL-60 = 0100 NTSC-J = 0101 PAL-CN = 1001 SCART-PAL
5 - 4	TV / CRT         = 00       Invalid         = 01       TV off / CRT on         = 10       TV on / CRT off         = 11       TV on / CRT on
7 - 6	TVOut Reference Frequency         = 00       29.498928713 MHz         = 01       28.636360000 MHz         = 10       14.318180000 MHz         = 11       27.000000000 MHz

# A.35.2 Hardware Information Table

This table exists when the Hardware Information table signature, "\$ATI", exists in the BIOS.

ip[72 >> 1] = pointer to Hardware Information table

Offset (byte)	Content	
0 - 3	0 - 3 Hardware Info table signature string, "\$ATI"	
4	4 Hardware Info table revision	
5 Hardware Info table size (8 - 10 bytes, depending on table revision)		

	Offset (byte)	Content		
		I2C_Type (for AMC connector)		
	6	bits [3:0]	<ul> <li>Normal GP_IO</li> <li>TVOut GP_IO</li> <li>Dedicated I<sup>2</sup>C Pin (RAGE PRO only)</li> <li>Clock pin = GIO 13, Data pin = GIO 12 (LT PRO and RAGE XC only)</li> <li>Clock pin = GIO 10, Data pin = GIO 12 (LT PRO only)</li> <li>No AMC</li> </ul>	
		bits [7:4]	= Reserved	
_		TVOut Su	pport	
		bits [3:0]	<ul> <li>TVOut 1 supported</li> <li>TVOut 2 supported</li> <li>Improved TVOut 2 supported</li> <li>RAGE THEATER supported</li> <li>These bits are defined for table revision 2 and up:</li> </ul>	
7	7	bits [6:4]	=       0       TVOut not installed         =       1       28.62636 MHz crystal         =       2       29.48989 MHz crystal         =       3       27.0 MHz crystal         =       4       14.31818 MHz crystal	
		bit 7	<ul> <li>Uses MPP1 data port or integrated TVOUT (default)</li> <li>Uses MPP2 data port</li> </ul>	
		Video Port Capture (Table Revision 1 and up)		
	8	bits [3:0] bit 0 bit 1 bit 2 bit 3 bits [4:7]	<ul> <li>No video port capture</li> <li>AMC/DVS0 video port supported</li> <li>Zoom video port supported</li> <li>AMC/DVS1 video port supported</li> <li>VIP 16 bit port supported</li> <li>Reserved</li> </ul>	
		Host Port Configuration (Table Revision 2 and up)		
	9	bits [3:0]	=0No host port=1MPP host port=22-bit VIP host port=34-bit VIP host port=48-bit VIP host port=5-15Reserved	
		bits [4:7]	= Reserved	

Table A-13 Hardware Information (Cor	itinued)
--------------------------------------	----------

# A.35.3 Multiple TV Standard Feature

This table exists when the Multi-TV Standard Table signature, "\$TVS" exists in the BIOS header. The pointer to the table is located immediately following this signature, if it exists. The format of the Multi-TV Standard table is described in detail in the ATI TV Standard Boot-Up Detection Document.

# A.35.4 BIOS Driver Information Table

This table is supported by the 3D RAGE LT PRO, RAGE Mobility, RAGE XL, and RAGE XC BIOS's. It is used to inform the Windows device drivers of pertinent hard-coded information in the BIOS for each of those products.

Offset (byte)		Content	
0 - 3	'\$RMT' RAGE Mol '\$XCT' RAGE XC	ble signature string LT PRO table signature bility table signature table signature table signature	
4	Driver Information tab	le revision	
5	Driver Information tab	le size	
6 - 7	Pointer to internal CR	T parameter table (see Table 8-4 for format)	
8 - 9	Internal CRT paramet	ter table data size	
	No Panel Support	= 0	
10 - 11	Panel Support	= pointer to hard-coded Panel Info Table If pointer to Panel EDID Override Table exists, then driver should ignore this pointer.	
	RAGE XC or no TVOut	= 0	
12 - 13	RAGE LT Pro or Mobility	= pointer to table of pointers to all of the TV standard mode tables	

 Table A-14 Driver Information Table

12 10	or Mobility	<ul> <li>pointer to table of pointers to all of the TV standard mode tables</li> </ul>
	RAGE XL	= pointer to the single run-time TV standard mode table
14 - 15	REFERENCE_DI	VIDER= reference divider for the DAC
16 - 17	MIN_FREQ	= minimum pixel clock frequency supported
18 - 19	MIN_FREQ	= maximum pixel clock frequency supported
20 - 21	MIN_FREQ	= reference frequency

Offset (byte)	Content	
22 - 23	Pointer to Hardware Information Table	
24 - 25	Pointer to Video Feature (Multimedia) Table (0 if table does not exist)	
26 - 27	Pointer to Panel EDID Override Table (0 if table does not exist)	

#### Table A-14 Driver Information Table (Continued)

# A.35.5 Panel EDID Override Table

This table is supported by the RAGE XL BIOS. It is used in cases where the EDID data returned from a Digital Flat Panel is known to be incorrect. The BIOS and drivers should first read the Manufacturer Id and Product Id from the panel and then search this table to determine if there is data that should be used in place of that read from the panel.

A pointer to this table is included in the Driver Information Table for the RAGE XL BIOS.

Table A-15 Panel EDID Override Table

Offset (byte)	Content	
0-n	Table of word (16 bit) pointers, each to a specific OEM panel EDID override entry	
n+1, n+2	0x0000 indicates end of pointer list	

Each panel EDID override entry in the table is formatted as follows. Refer to the VESA EDID Specification for further details:

Table A-16 Panel EDID Override Table Format

Offset (byte)	Content	
0 - 1	EISA Manufacturer ID	
2 - 3	Vendor Assigned Unique Product ID	
4 - 21	18 byte Detail Timing Block of Highest resolution supported by both the panel and controller hardware	
22	Panel Config byte 0 (PCLK and Panel Type)	
23	Panel Config Byte 2 (DE, SCK, Hsyn, Vsyn polarities)	
24 - 25	Reserved (default 0)	

This page intentionally left blank.

# **Appendix B** 3D RAGE LT PRO and RAGE Mobility Specific Functions

# **B.1** Introduction

This chapter describes the *3D RAGE LT PRO* and *3D RAGE Mobility* specific BIOS extensions for all the products of the series.

# **B.2** Function Calls

Base ROM address is determined by the register SCRATCH\_REG1 (base\_address + 084h) and the ROM services are accessible by absolute calls at this address with the following instructions.

 $\label{eq:call_constraint} CALL \ ROM\_ADDR:64h \\ where \ ROM\_ADDR = (SCRATCH\_REG1 \ \& \ 0x7F) \ * \ 0x80 \ + \ 0xC000 \\ \end{array}$ 

Another way to invoke the extended ROM service is by calling a INT 10h with AH=0A0h.

# **B.3** Extended ROM Services

This chapter will discuss only the *3D RAGE LT PRO* and *3D RAGE Mobility* specific implementation. Information generic to the RAGE PRO product family will be referenced back to the corresponding documentation.

The Video States save and restore are supported through the standard RAGE PRO BIOS extension AL=014h or through the VESA VBE 2.0 functions. No *3D RAGE LT PRO* and *3D RAGE Mobility* specific interface will be required.

The Video memory can be saved through the memory aperture. The memory aperture location and size of the video memory is returned through the standard RAGE PRO BIOS extension AL=006h. No *3D RAGE LT PRO* and *3D RAGE Mobility* specific interface will be required.

The Power Management will be supported through the standard RAGE PRO BIOS

extension AL=00Eh. No 3D RAGE LT PRO and 3D RAGE Mobility specific interface will be required.

# **B.4 Function 80h - Return Panel Type and Controller Supported Information**

This function is intended for diagnostic support and may not have a real application purpose. The tables included are OEM specific and the information returned depends on the controller and panel used by the OEM.

To Call:	AL	=	80h	Return panel type and controller supported information
Returns:	DX:DI	=	cont	to a data structure that would identify the capabilities of the roller and types of panel that can be supported in the BIOS their corresponding identification code (see Table B-1).

The following tables are OEM specific and the information returned will depend on the controller and a panel used by the OEM.

Offset (byte)				Content
0 - 1	Data structu	ire typ	pe, will be	e 0
2 - 9	ATI signatur	e stri	ng	
10 - 17	OEM signat	ure st	tring	
18 - 19	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 11 bits 15 - 12	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		Reserved Reserved If inverse video is supported If shading control is supported If contrast control is supported If brightness control is supported If positioning is supported If expansion is supported If text cursor size control is supported If text cursor blinking control is supported If hardware ICON is supported If color dithering is supported

#### Table B-1 Header Information

Offset (byte)	Content
20 - 21	Offset into the panel information table with panel ID 0, DX is the segment
22 - 23	Offset into the panel information table with panel ID 1, DX is the segment

# Table B-1 Header Information (Continued)

Offset (byte)	Content
24 - 25	Offset into the panel information table with panel ID 2, DX is the segment
•	
82 - 83	Offset into the panel information table with panel ID 31, DX is the segment
84 - 95	Reserved

# Table B-1 Header Information (Continued)

#### Table B-2 Panel Information

Offset (byte)	Content			
0	Panel identification (000h - 01Fh)			
1 - 24	Panel identification string			
25 - 26	Horizontal size in pixels			
27 - 28	Vertical size in lines			
20 - 30	Flat panel type			
	bit 0 = 0 Monochrome = 1 Color bit 1 = 0 Single panel construction = 1 Dual (split) panel construction bits 7 - 2 = 0 STN (passive matrix) = 1 TFT (active matrix) = 2 Active addressed STN = 3 EL = 4 Plasma bits 15 - 8 = Reserved			
31	Red bits per primary			
32	Green bits per primary			
33	Blue bits per primary			
34	Reserved bits per primary			
35 - 38	Size in KB of off screen memory required for frame buffer			
39 - 42	Pointer to reserved off screen memory for frame buffer			
43 - 55	Reserved			
56	Power sequence delay			

Offset (byte)			Content			
57 - 60	bits 2 - 0	Panel format:				
		For split-panel color STN panels				
		= 000	PACK6 (12-bit interface, 6-bit to upper panel, 6-bit to lower panel)			
		= 001	PACK8 (16-bit interface, 8-bit to upper panel, 8-bit to lower panel)			
		= 010	PACK12 (24-bit interface, 12-bit to upper panel, 12-bit to lower panel)			
		For single-pa	anel color STN panels			
		= 000	PACK12 (12-bit interface)			
		= 001	PACK16 (16-bit interface)			
		For TFT pan	els			
		= 000	8-color panel (111 RGB)			
		= 001	512-color panel (333 RGB)			
		= 010	4096-color panel (444 RGB)			
		= 100	18-bit/pixel panel (666 RGB, LT mode)			
		= 101	24-bit/pixel panel (888 RGB)			
		= 110	18-bit/pixel panel (666 RGB, FPDI-2 mode)			
	bit 3	= Reserved				
	bit 7 - 4	Panel type				
		= 0001	Split panel STN color			
		= 0011	Single panel STN color			
		= 0111	Color TFT (1 pixel per clock)			
		= 1111	Color TFT (2 pixels per clock)			
	bits 10 - 8	Gray scale l				
		= 000	Indicates no frame modulation should be done (applies only to TFT panels)			
		= 001 =	2 levels of gray support (applies only to TFT panels)			
		= 010 =	4 levels of gray support (applies only to TFT panels)			
		= 011	8 levels of gray support (applies only to STN panels)			
		100	16 levels of gray support (applies only to STN panels)			
		110	64 levels of gray support (applies only to STN panels)			

### Table B-2 Panel Information (Continued)

Offset (byte)	Content				
57 - 60	bits 12 - 11	External LVDS clock			
		= 00 = 01 = 10	Disabled Output VCLK on LCDTMG(0) pin Output VCLK/2 on LCDTMG(0) pin		
	bit 13	Cursor blink rate			
		= 0 = 1	Same as CRT Blink every 32 frame		
	bits 15 - 14	Reserved			
	bit 16	Active frame	e pulse / VSYNC		
		= 0 = 1	Active high frame pulse / VSYNC Active low frame pulse / VSYNC		
	bit 17	Active line p	ulse / HSYNC		
		= 0 = 1	Active high line pulse / HSYNC Active low line pulse / HSYNC		
	bit 18	Active displa	ay enable / MOD		
		= 0 = 1	Active high display enable / MOD Active low display enable / MOD		
	bit 19	Active shift of	clock / PCLK		
		= 0 = 1	Active high shift clock / PCLK Active low shift clock / PCLK		
	bit 21 - 20	Dithering			
		= 00 = 01 = 10 = 11	Disable dithering Dither to 4 bits Dither to 5 bits Dither to 6 bits		
	bit 22	Reserved			
	bit 23	Back light m	odulation clock selection		
		= 0 = 1	29 MHz 29 MHz divided by 3		
	bits 25 - 24	Back light br	ightness level (RAGE LT PRO)		
		= 00 = 11 = Reserved	Dimmest Brightest (RAGE Mobility)		
	bits 27 - 26	Contrast lev	el (RAGE LT PRO)		
		= 00 = 11 = Reserved	Dimmest Brightest (RAGE Mobility)		

Table B-2 Panel Information	(Continued)
-----------------------------	-------------

Offset (byte)			Content
57 - 60	bits 31 - 28	HSYNC dela	y for the LCD panel
		$\begin{array}{rcrr} = & 0000 \\ = & 0001 \\ = & 0010 \\ = & 0100 \\ = & 0101 \\ = & 0110 \\ = & 0111 \\ = & 1000 \\ = & 1001 \\ = & 1010 \\ = & 1011 \\ = & 1100 \\ = & 1101 \\ = & 1110 \end{array}$	No delay Delay by 1 VCLK Delay by 2 VCLKs Delay by 3 VCLKs Delay by 4 VCLKs Delay by 5 VCLKs Delay by 6 VCLKs Delay by 7 VCLKs Delay by 8 VCLKs Delay by 9 VCLKs Delay by 10 VCLKs Delay by 11 VCLKs Delay by 12 VCLKs Delay by 13 VCLKs Delay by 13 VCLKs Delay by 14 VCLKs
		= 1111	Delay by 15 VCLKs
61	bit 0	= 0 = 1	If non-LVDS interface is used If LVDS interface is used
	bits 3 - 1	= Reserved	
	bits 7 - 4	Default refre	sh rate
		$\begin{array}{r} = & 0000 \\ = & 0001 \\ = & 0010 \\ = & 0011 \\ = & 0100 \\ = & 0101 \\ = & 0110 \\ = & 0111 \\ = & 1000 \\ = & 1001 \\ = & 1010 \\ = & 1011 \\ = & 1100 \\ = & 1110 \\ = & 1111 \end{array}$	50 Hz 56 Hz 60 Hz 67 Hz 70 Hz 72 Hz 75 Hz 76 Hz 85 Hz 90 Hz 100 Hz 120 Hz 140 Hz 150 Hz 160 Hz 200 Hz

# Table B-2 Panel Information (Continued)

Offset (byte)			Content		
62 - 63	Supported refresh rate				
	bit 0	= 1	If 50 Hz is supported		
	bit 1	= 1	If 56 Hz is supported		
	bit 2	= 1	If 60 Hz is supported		
	bit 3	= 1	If 67 Hz is supported		
	bit 4	= 1	If 70 Hz is supported		
	bit 5	= 1	If 72 Hz is supported		
	bit 6	= 1	If 75 Hz is supported		
	bit 7	= 1	If 76 Hz is supported		
	bit 8	= 1	If 85 Hz is supported		
	bit 9	= 1	If 90 Hz is supported		
	bit 10	= 1	If 100 Hz is supported		
	bit 11	= 1	If 120 Hz is supported		
	bit 12	= 1	If 140 Hz is supported		
	bit 13	= 1	If 150 Hz is supported		
	bit 14	= 1	If 160 Hz is supported		
	bit 15	= 1	If 200 Hz is supported		
64 -97	Array of offsets into mode tables, DX is the segment, and the end of the array will have an offset of 00000h				

# Table B-2 Panel Information (Continued)

#### Table B-3 Mode Table Structure

Offset (byte)	Content				
0 - 1	Horizontal display resolution in pixels				
2 - 3	Vertical display resolution in lines				
4	bit 0= 1If mode table is for VGA modebit 1= 1If mode table is for coprocessor modebit 2= 1If ImpacTV is supportedbits 7 - 3= Reserved				
5 - 6	Offset into parameter table for expansion				
7 - 8	Offset into table of parameter tables for ImpacTV support				
9 - 10	Pixel clock				
11 - 12	Pixel clock adjustment				
13 - 16	bits 10 - 0 = FP_POS bits 31 - 11 = Reserved				
17 -18	bits 8 - 0 = CRTC_H_TOTAL bit 9 = Reserved bits 15 - 10 = OVR_WID_LEFT				

Offset (byte)		Content
19 - 20	bits 8 - 0 bit 9 bits 15 - 10	= CRTC_H_DISP = Reserved = OVR_WID_RIGHT
21 - 22	bits 8-0 bits 11-9 bits 15-12	= CRTC_H_SYNC_STRT = CRTC_H_SYNC_DLY = HSYNC_DELAY
23	bits 5 - 0 bits 7 - 6	= CRTC_H_SYNC_WID = Reserved
24 - 25	bits 10 - 0 bits 15 -11	= CRTC_V_TOTAL = OVR_WID_TOP (4:0)
26 - 27	bits 10 - 0 bits 15 -11	= CRTC_V_DISP = OVR_WID_BOTTOM (4:0)
28 - 29	bits 10 - 0 bits 15 -11	= CRTC_V_SYNC_STRT = CRTC_V_SYNC_WID
30	bits 3 - 0 bits 7 - 4	= OVR_WID_TOP (8:5) = OVR_WID_BOTTOM (8:5)

#### Table B-3 Mode Table Structure (Continued)

#### Table B-4 Expansion Mode Table Structure

Offset (byte)		Content
0 - 1	Pixel clock	
2 - 3	Pixel clock a	djustment
4 - 7	bits 10 - 0 bit 31 - 11	= FP_POS = Reserved
8 - 9	bits 8 - 0 bit 9 bits 15 -10	= CRTC_H_TOTAL = Reserved = OVR_WID_LEFT
10 - 11	bits 8 - 0 bit 9 bits 15 -10	= CRTC_H_DISP = Reserved = OVR_WID_RIGHT
12 - 13	bits 8 - 0 bits 11 - 9 bits 15 - 12	•···••=···=•···•===··
14	bits 5 - 0 bits 7 - 6	= CRTC_H_SYNC_WID = Reserved
15 - 16	bits 10 - 0 bits 15 - 11	= CRTC_V_TOTAL = OVR_WID_TOP (4:0)
17 - 18	bits 10 - 0 bits 15 - 11	= CRTC_V_DISP = OVR_WID_BOTTOM (4:0)

Offset (byte)	Content
19 - 20	bits 10 - 0 = CRTC_V_SYNC_STRT bits 15 - 11 = CRTC_V_SYNC_WID
21	bits 3 - 0 = OVR_WID_TOP (8:5) bits 7 - 4 = OVR_WID_BOTTOM (8:5)
22 - 23	HORZ_BLEND_RATIO
24 - 27	Vertical stretching for VGA mode
_	bits 9 - 0 = VERT_STRETCH_RATIO0 bits 19 - 10 VERT_STRETCH_RATIO1 bits 29 - 20 = VERT_STRETCH_RATIO2 bits 31 - 30 = Reserved =
28 - 29	Vertical stretching for coprocessor mode
	bits 9 - 0 = VERT_STRETCH_RATIO0 bits 15 - 10 = Reserved
30 - 31	Extended vertical stretching for VGA mode
	bits 9 - 0 = VERT_STRETCH_RATIO3 bits 15 - 10 = Reserved

Table B-4	Expansion	Mode Tab	le Structure	(Continued)
-----------	-----------	----------	--------------	-------------

#### Table B-5 Parameter Tables for ImpacTV Support

Offset (byte)	Content
0 – 1	Offset into parameter table for ImpacTV NTSC
2-3	Offset into parameter table for ImpacTV PAL
4 – 5	Offset into parameter table for ImpacTV PAL-M
6 – 7	Offset into parameter table for ImpacTV PAL-CN
8 – 9	Offset into parameter table for ImpacTV PAL-N

Offset (byte)	Content				
0 - 1	Pixel clock				
2 - 3	Pixel clock adjustment				
4 - 7	bits 10 - 0 = FP_POS bits 31 - 11 = Reserved				
8 - 9	bits 8 - 0 = CRTC_H_TOTAL bit 9 = Reserved bits 15 - 10 = OVR_WID_LEFT				
10 - 11	bits 8 - 0 = CRTC_H_DISP bit 9 = Reserved bits 15 - 10 = OVR_WID_RIGHT				
12 - 13	bits 8 - 0 = CRTC_H_SYNC_STRT bits 11 - 9 = CRTC_H_SYNC_DLY bits 15 - 12 = HSYNC_DELAY				
14	bits 5 - 0 = CRTC_H_SYNC_WID bits 7 - 6 = Reserved				
15 - 16	bits $10 - 0 = CRTC_V_TOTAL$ bits $15 - 11 = OVR_WID_TOP$ (4:0)				
17 - 18	bits 10 - 0 = CRTC_V_DISP bits 15 - 11 = OVR_WID_BOTTOM (4:0)				
19 - 20	bits 10 - 0 = CRTC_V_SYNC_STRT bits 15 - 11 = CRTC_V_SYNC_WID				
21	bits 3 - 0 = OVR_WID_TOP (8:5) bits 7 - 4 = OVR_WID_BOTTOM (8:5)				
22 - 23	HORZ_BLEND_RATIO				
24 - 27	Vertical stretching for VGA mode				
	bits 9 - 0 = VERT_STRETCH_RATIO0 bits 19 -10 = VERT_STRETCH_RATIO1 bits 29 - 20 = VERT_STRETCH_RATIO2 bits 31 - 30 = Reserved				
28 - 29	Vertical stretching for coprocessor mode				
	bits 9 - 0 = VERT_STRETCH_RATIO0 bits 11 - 10 = Reserved bits 15 - 12 = TVO_H_TOT_PIX				
30 - 31	Extended vertical stretching for VGA mode				
	bits 9 - 0 = VERT_STRETCH_RATIO3 bits 15 - 10 = Reserved				

#### Table B-6 ImpacTV Mode Table Structure

# **B.5** Function 81h - Return Panel Identity Information

This function allows checking for current attached flat panel device identification.

To Call:AL= 81hReturn Panel Identity InformationReturns:CL [4 - 0]= Panel identity (see Function 80h)CL [7 - 5]= 000bReservedDX:DI= Pointer to the panel definition (see Function 80h)

# B.6 Function 82h – VESA BIOS Extensions / Flat Panel Functions

This section describes the VESA BIOS Extension Subfunctions for Flat Panels (VBE/FP Functions) as they pertain to the *3D RAGE LT PRO* and *3D RAGE Mobility* controllers.

Reserved values should always be set to the value zero (0).

# Sub-function 01h – Return Flat Panel Information

To Call:	AL BL		82h 01h	VBE / FP Functions Return flat panel information
Returns:	DX:DI	=	Pointer	to flat panel information structure (see Table B-7).
Comments:	This s	ub-	function	returns information about the current attached flat panel

device.

Offset (byte)			Content	
0 - 1	Horizontal s	size in pixels		
2 - 3	Vertical size	e in lines		
4 - 5	Flat panel t	уре		
	bit 0 bit 1	= 0 = 1 = 0	Monochrome Color Single panel construction	
	bits 7 - 2 bits 15 - 8	= 1 = 2 = 3 = 4	Dual (split) panel construction STN (passive matrix) TFT (active matrix) Active addressed STN EL Plasma	
6	Red bits pe	r primary		
7	Green bits	Green bits per primary		
8	Blue bits per primary			
9	Reserved b	its per primary	У	
10 - 13	Size in KB	of off screen n	nemory required for frame buffer	
14 - 17	Pointer to r	eserved off sc	reen memory for frame buffer	
18 - 31	Reserved			

Table B-7	Flat Panel	Information	Structure
-----------	------------	-------------	-----------

# Sub-function 02h – Return/Select Inverse Video

This sub-function provides for checking/setting the current state of screen inversion being an ability to display black text/graphics on a white background.

To Call:	AL	=	82h	VBE/FP func	tion
	BL	=	02h	Return/select	inverse video
	BH	=	00h	Return reque	st
Returns:	BL	=	Current	polarity state	
			BL [0]	= 1	Text modes inverted
			BL [1]		Graphics modes inverted
	<b>B</b> 11		-	] = 000000b	
	BH			e polarity setti	-
			BH [0]		Text inverse available
					Graphics inverse available Text and Graphics inverse must be the same
				[3] = 00000b	
				-	
Comments	Not si		artad in D		
oonnenta.	1101 30	ibbc	med in R	AGE LI PRO	and RAGE Mobility.
oonnichts.		• •			and RAGE Mobility.
oonments.		• •			-
comments.		• •			-
To Call:		ble	settings ı		d prior to using "set" command.
	Availa	ble =	settings i 82h	must be tester VBE/FP func	d prior to using "set" command.
	Availa AL	ble = =	settings i 82h	must be tester VBE/FP func	d prior to using "set" command. tion : inverse video
	Availa AL BL	ble = = =	settings i 82h 02h <mark>01h</mark>	must be tester VBE/FP func Return/select	d prior to using "set" command. tion : inverse video
	Availa AL BL BH	ble = = = =	settings i 82h 02h 01h Active po CL [0]	VBE/FP func Return/select Select reques blarity to set = 1	d prior to using "set" command. tion : inverse video st Inverse text modes
	Availa AL BL BH	ble = = =	settings i 82h 02h 01h Active po CL [0] CL [1]	WBE/FP func Return/select Select reques blarity to set = 1 = 1	d prior to using "set" command. tion : inverse video st Inverse text modes Inverse graphics modes
	Availa AL BL BH	ble = = =	settings i 82h 02h 01h Active po CL [0] CL [1]	VBE/FP func Return/select Select reques blarity to set = 1	d prior to using "set" command. tion : inverse video st Inverse text modes Inverse graphics modes
To Call:	Availa AL BL BH CL	= = = =	settings   82h 02h 01h Active po CL [0] CL [1] CL [7 - 2	VBE/FP func Return/select Select reques blarity to set = 1 = 1 ] = 000000b	d prior to using "set" command. tion : inverse video st Inverse text modes Inverse graphics modes

accordingly. Otherwise the inverse will be turned "off".
## Sub-function 03h – Return/Select Flat Panel Shading Options

This sub-function provides for an end user the ability to select from a range of OEM supplied shading options.

To Call:	AL	= 82h	VBE/FP function				
	BL	= 03h	Return/select flat panel shading options				
	BH	= 00h	Get number of shading options request				
Returns:	CL	CL = Number of shading options					
	СН	= Current	shading option				
To Call:	AL	= 82h	VBE/FP function				
	BL	= 03h	Return/select flat panel shading options				
	BH	= 01h	Select option request				
	СН	= Shading	g option number to set				
-							

**Comments:** Valid shading option to set is 1 to the number of shading options returned by the "Get number of shading options".

### Sub-function 04h – Return / Select Flat Panel Contrast

This sub-function allows for the selection of flat panel contrast levels when OEM has provided a software interface for adjusting the voltage to the biasing circuitry on the panel.

This is not a frame rate control.

To Call:	AL BL	= 82h = 04h	VBE/FP function Return / Select Flat Panel Contrast
	BH	= 04h	Return Range Request
Returns:		= Upper L	<u> </u>

**Comments:** If CH = CL = 0, then flat panel contrast control is not supported.

To Call:	AL	= 82h	VBE/FP function
	BL	= 04h	Return / Select Flat Panel Contrast
	BH	= 01h	Select Request
	CL	<ul> <li>Flat pan</li> </ul>	el contrast to set

**Comments:** Valid flat panel contrast to set is 0 to the upper limit returned by the "Return Range Request"

#### Sub-function 05h – Return / Select Flat Panel Brightness

This sub-function allows for the selection of flat panel brightness levels when OEM has provided a software interface for adjusting the voltage to the blac klight.

To Call:	AL	= 82h	VBE/FP function	
	BL	= 05h	Return / Select Flat Panel Brightness	
	BH	= 00h	Return Range Request	
Returns:	СН	= Upper	Limit	
	CL	= Currer	t flat panel brightness	
_				
Comments:	If CH :	= CL = 0, t	hen flat panel brightness control is not supported.	
To Call:	AL	= 82h	VBE/FP function	
	BL	= 05h	Return / Select Flat Panel Brightness	
	BH	= 01h	Select Request	
	CL	= Flat pa	anel brightness to set	
Commontor		lat papal b	rightness option to get in 0 to the upper limit returned by the	
Comments:	Valid flat panel brightness option to set is 0 to the upper limit returned by the "Return Range Request"			
	rtotai	in Range i		
To Call:	AL	= 82h	VBE/FP function	
To Gall.	BL	= 02h	Return / Select Flat Panel Brightness	
	BH	= 02h	Return backlight modulation clock	
		0		
Returns:	CL	= 0	Backlight modulation clock is 29 MHz	
		= 1	Backlight modulation clock is 29 Mhz divided by 3	

To Call:	AL	= 82h	VBE/FP function
	BL	= 05h	Return / Select Flat Panel Brightness
	BH	= 03h	Select backlight modulation clock
	CL	= 0	Select 29 MHz for backlight modulation clock
		= 1	Select 29 MHz divided by 3 for backlight modulation clock

#### Sub-function 06h – Return / Select Vertical and Horizontal Positioning

The displayed portion of the mode is positioned by means of this sub-function which represents a global hardware setting. However, its effectiveness may be mode dependent.

To Call:	AL	= 82h	VBE/FP function
	BL	= 06h	Return / Select Vertical and Horizontal Positioning
	BH	= 00h	Return Range Request
Returns:	BL	BL [0] BL [1] BL [2]	
	BH	BH [0] BH [1] BH [2]	= 1 Center
	CL	= Current	<ul> <li>horizontal position</li> <li>= 0 Left</li> <li>= 1 Center</li> <li>= 2 Right</li> <li>All other values are reserved.</li> </ul>
	СН	= Current	<ul> <li>vertical position</li> <li>= 0 Top</li> <li>= 1 Center</li> <li>= 2 Bottom</li> <li>All other values are reserved.</li> </ul>
Comments:		ned are hard	GE LT PRO and RAGE Mobility. dware values being set, not the mode dependent

To Call:	AL BL BH	= 82h = 06h = 01h	VBE/FP func Return / Sele	ect Vertical and Horizontal Positioning	
	CL				
	CL		tal position to		
			= 0	Left	
			= 1	Center	
			= 2	Right	
			All other va	alues are reserved.	
	СН	= Vertical position to set			
			= 0	Тор	
			= 1	Center	
			= 2	Bottom	
			All other va	alues are reserved.	

Comments: Not supported in RAGE LT PRO and RAGE Mobility.

### Sub-function 07h – Return/Select Vertical and Horizontal Expansion

This sub-function allows for the displayed portion of a mode to be expanded.

To Call:	AL	= 82h	VBE/FP funct	tion
	BL	= 07h	Return / Sele	ct Vertical and Horizontal Expansion
	BH	= 00h	Return Reque	est
Returns:	BL	= Availab	le horizontal ex	pansion settings
		BL [0]	= 0	Text expansion not available
			= 1	Text expansion available
		BL [1]	= 0	Graphics expansion not available
			= 1	Graphics expansion available
		BL [2]	= 1	Horizontal and vertical expansion must be enabled / disabled
				simultaneously
		BL [7 - 3	3] = 00000b	Reserved
	BH	= Availab	le vertical expa	Insion settings
		BH [0]	= 0	Text expansion not available
			= 1	Text expansion available
		BH [1]	= 0	Graphics expansion not available
			= 1	Graphics expansion available
		BH [2]	= 1	Horizontal and vertical expansion must be enabled/disabled simultaneously
		BH [7 -	3] = 000000b	Reserved

CL	=	Current ho	orizontal exp	ansion
		CL [0]	= 0	
			= 1	Text expansion enabled
		CL [1]	= 0	Graphics expansion disabled
			= 1	Graphics expansion enabled
		CL [7 - 2]	= 000000b	Reserved
СН	=	Current ve	ertical expan	sion
		CH [0]	= 0	Text expansion disabled
			= 1	Text expansion enabled
		CH [1]	= 0	Graphics expansion disabled
			= 1	Graphics expansion enabled
		CH [7 - 2]	= 000000b	Reserved
(continued on the ne	ext p	age)		
DL	=	Current ha	ardware exp	ansion state
		DL [0]	= 0	Horizontal text expansion off
			= 1	Horizontal text expansion on
		DL [1]	= 0	Horizontal graphics expansion off
			= 1	Horizontal graphics expansion on
		DL [2]	= 0	Vertical text expansion off
			= 1	Vertical text expansion on
		DL [3]	= 0	Vertical graphics expansion off
			= 1	Vertical graphics expansion on
		DL [7 - 4]	= 0000b	Reserved

**Comments:** The returned are hardware values being set, not the mode dependent information.

To Call:	AL BL	= 82h = 07h		ct Vertical and Horizontal Expansion
	BH	= 01h	Select Reque	est
	CL	= Horizon	tal expansion	
		CL [0]	= 0	Disable text expansion
			= 1	Enable text expansion
		CL [1]	= 0	Disable graphics expansion
			= 1	Enable graphics expansion
		CL [7 - 2	2] = 000000b	Reserved
	CH =	= Vertical	expansion	
		CH [0]	= 0	Disable text expansion
			= 1	Enable text expansion
		CH [1]	= 0	Disable graphics expansion
			= 1	Enable graphics expansion
		CH [7 - 1	2] = 000000b	Reserved

# B.7 Function 83h – LCD / Monitor / TV Detection

This function allows the detection of what display is attached to the computer and what its current status is.

To Call:	AL CH [0]	= 83h = 0 = 1	LCD / monitor / TV detection Return monitor information based on previous detection Return current monitor information by detection
	CH [1]	= 0 = 1	Return TV information based on previous detection Return current TV information by detection
	CH [2]	= 0 = 1	Return LCD information based on previous detection Return current LCD information by detection
	CH [5 - 3]	= 000b	Reserved
	CH [6]	= 1	Force CRT attacht
	CH [7]	= 1	Force TV attach
Returns:	CL [1 - 0]	= Monitor = 0 = 1 = 2	No monitor Monochrome monitor Color monitor
	CL [3 - 2]		No LCD attached LCD attached
	CL [5 - 4]	= 0 = 1 = 2 = 3	No TV attached TV attached to composite connector TV attached to S-Video connector TV attached to both composite and S-Video connectors alues are reserved.
	CL [6]	= 1	TV force detection state
	CL [7]	= 1	CRT force detection state

# **B.8** Function 84h – Return / Select Active Display

This function allows application software to determine information about currently attached active display and set the necessary among the available active display modes.

To Call:	AL	= 84h Return / Select Active Display
	BH	= 00h Return request
Returns:	BL	= Current display BL [0] = 1 Flat panel BL [1] = 1 CRT BL [2] = 1 TV BL [7 - 3] = 00000b Reserved
	CL	= Requested display CL [0] = 1 Flat panel CL [1] = 1 CRT CL [2] = 1 TV CL [3] = 1 Auto-switch CL [7 - 4] = 0000b Reserved
	BH	= Available display BH $[0] = 1$ Flat panel BH $[1] = 1$ CRT BH $[2] = 1$ TV BH $[7 - 3] = 00000b$ Reserved
To Call:	AL	= 84h Return / Select Active Display
	BH	= 01h Select request
	CL	= Requested display CL [0] = 1 Flat panel CL [1] = 1 CRT CL [2] = 1 TV CL [3] = 1 Auto-switch CL [7 - 4] = 0000b Reserved
Returns:	BL	= Current display BL $[0]$ = 1 Flat panel BL $[1]$ = 1 CRT BL $[2]$ = 1 TV BL $[7 - 3]$ = 00000b Reserved

**Comments:** The "Return Request" Sub-function should be called in order to determine the available displays before calling the "Select Request" to select the active displays.

# **B.9** Function 85h – Return / Select Power Management Mode

This function allows the ability to check / set between different power management and counter values for timer mode.

To Call:	AL	= 85h Return / Select power management mode
	BH	= 00h Return request
Returns:	CL	= Power management mode CL [0] = 0 Power management disabled = 1 Power management enabled CL [2 - 1] = 0 Pin mode = 1 Register mode = 2 Timer mode = 3 PCI configuration space register mode CL [7 - 3] = 00000b Reserved
	СН	<ul> <li>Counter value for timer mode</li> <li>CH [3 - 0] = Standby counter value in minutes</li> <li>CH [7 - 4] = Suspend counter value in minutes</li> </ul>
To Call:	AL BH	<ul> <li>85h Return / Select power management mode</li> <li>01h Enable / Disable power management request</li> </ul>
	CL	<ul> <li>Power management mode</li> <li>CL [0] = 0 Disable power management</li> <li>= 1 Enable power management</li> <li>CL [7 - 1] = 0000000bReserved</li> </ul>
To Call:	AL BH	= 85h Return / Select power management mode
	CL	<ul> <li>Set counter value request (for timer mode only)</li> <li>Counter value for timer mode</li> <li>CL [3 - 0] = Standby counter value in minutes</li> <li>CL [7 - 4] = Suspend counter value in minutes</li> </ul>
To Call:	AL	= 85h Return / Select power management mode
	BH	= 03h Switch power management mode

CL = 0 Switch power management to non-ACPI mode = 1 Switch power management to ACPI mode

# B.10 Function 86h – In and Out Of Suspend State

(not supported in LT PRO and Mobility)

When this function is called, interrupt should be disabled. The graphics subsystem is ready to put into suspend mode or ready to get out of suspend mode. It is assumed that no other graphics operation will be initiated after this call and suspend procedure or resume procedure should start immediately.

To Call:	AL	= 086h	In and Out C	of Suspend State
		CL [3 - 0]	= 1	Suspend start, call before the hardware pin is put to suspend, ready to suspend when exit
			= 2	Suspend complete, call after the hardware pin is put to suspend
			= 3	Ready to get out of suspend, call before the hardware pin is put to normal
			= 4	Out of suspend is complete, call after the hardware pin is put to normal
			All other va	alues are reserved.

CH [7 - 4] = 0000b Reserved

Comments: Not supported in RAGE LT PRO and RAGE Mobility

## **B.11** Function 87h – Return / Select Refresh Rate

This function provides for the ability to check the current refresh rate and set the necessary from the range of supported refresh rates.

To Call:	AL	= 87h	Return / Select refresh rate
	BH	= 00h	Return request
Returns:	СХ	= Suppo	rted refresh rate

CX [0] CX [1] CX [2] CX [3] CX [4] CX [5] CX [6] CX [7] CX [8] CX [7] CX [10] CX [11] CX [12] CX [13] CX [14]	= 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1     = 1	If 50 Hz is supported If 56 Hz is supported If 60 Hz is supported If 67 Hz is supported If 70 Hz is supported If 72 Hz is supported If 75 Hz is supported If 76 Hz is supported If 85 Hz is supported If 90 Hz is supported If 100 Hz is supported If 120 Hz is supported If 140 Hz is supported If 150 Hz is supported If 160 Hz is supported
	•	

#### DX = Selected refresh rate

DX [0]	= 1	If 50 Hz is selected
DX [1]	= 1	If 56 Hz is selected
DX [2]	= 1	If 60 Hz is selected
DX [3]	= 1	If 67 Hz is selected
DX [4]	= 1	If 70 Hz is selected
DX [5]	= 1	If 72 Hz is selected
DX [6]	= 1	If 75 Hz is selected
DX [7]	= 1	If 76 Hz is selected
DX [8]	= 1	If 85 Hz is selected
DX [9]	= 1	If 90 Hz is selected
DX [10]	= 1	If 100 Hz is selected
DX [11]	= 1	If 120 Hz is selected
DX [12]	= 1	If 140 Hz is selected
DX [13]	= 1	If 150 Hz is selected
DX [14]	= 1	If 160 Hz is selected
DX [15]	= 1	If 200 Hz is selected

To Call:	AL	= 87h	Return / Se	lect refresh rate
	BH	= 01h	Select requ	lest
		CX [0]	= 1	To select 50 Hz
		CX [1]	= 1	To select 56 Hz
		CX [2]	= 1	To select 60 Hz
		CX [3]	= 1	To select 67 Hz
		CX [4]	= 1	To select 70 Hz
		CX [5]	= 1	To select 72 Hz
		CX [6]	= 1	To select 75 Hz
		CX [7]	= 1	To select 76 Hz
		CX [8]	= 1	To select 85 Hz
		CX [9]	= 1	To select 90 Hz
		CX [10]	= 1	To select 100 Hz
		CX [11]	= 1	To select 120 Hz
		CX [12]	= 1	To select 140 Hz
		CX [13]	= 1	To select 150 Hz
		CX [14]	= 1	To select 160 Hz
		CX [15]	= 1	To select 200 Hz

# **B.12** Function 88h – Return / Select Dithering

This function allows the ability to check / set additional colors and shades from existing palette.

To Call:	AL	= 88h	Return / Select dithering level
	BH	= 00h	Return Range Request
Returns:	СН	= Upper I	imit
	CL	= Current	dithering
To Call:	AL	= 88h	Return / Select dithering level
	BH	= 01h	Select request
	CL	= Ditherin	ng to set
Comments:	Valid	dithering le	vel to set is 0 to the upper limit returned by the "Return
	Rang	e Request"	

# **B.13** Function 89h – Return / Select Cursor Blink Rate

This function serves the purpose of checking / setting the rate of on-and-off cursor illumination on a display screen.

To Call:	AL	= 89h	Return / Select cursor blink rate
	BH	= 00h	Return Range Request
Returns:	CH CL	= Upper = Curren	limit t cursor blink rate
To Call:	AL BH	= 89h = 01h	Return / Select cursor blink rate Select request
	CL	= Curren	t cursor blink rate to set
Comments:		cursor blin e Request"	k rate to set is 0 to the upper limit returned by the "Return

# **B.14 Function 8Ah – Hardware ICON Support**

This function allows the ability to check for hardware ICON memory address, set / reset hardware ICON memory mode, disable hardware ICON and provide custom hardware ICON support.

To Call:	AL	= 8Ah	Return / Select hardware ICON
	BH	= 00h	Return hardware ICON memory address using VGA aperture
	BL	= 00h	Return hardware ICON memory address for the primary CRTC using VGA aperture. (Required for RAGE Mobility only)
		= 80h	Return hardware ICON memory address for the secondary CRTC using VGA aperture. (Required for RAGE Mobility only)

**Returns:** CX:DX = Hardware ICON memory address using VGA aperture.

To Call:	AL BH CX:DX	=		Return / Select hardware ICON Set hardware ICON memory mode using VGA aperture to a 32 byte zero-filled buffer for preserving registers by the o BIOS
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	02h	Reset hardware ICON memory mode using VGA aperture
	CX:DX	( =	Pointer	to a 32 byte buffer for restoring registers by the Video BIOS
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	80h	Return hardware ICON memory address using linear aperture
	BL	=	00h	Return hardware ICON memory address for the primary CRTC using linear aperture (Required for RAGE Mobility only)
		=	80h	Return hardware ICON memory address for the secondary CRTC using linear aperture (Required for RAGE Mobility only)
Returns:	СХ	=	Hardwar aperture	re ICON memory address (bits 31 - 16) using linear
	DX	=	Hardwar	re ICON memory address (bits 15 - 0) using linear aperture
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	81h	Set hardware ICON memory mode using linear aperture
	CX:DX	: =	Pointer t Video B	to a 32 byte zero-filled buffer for preserving registers by the
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	82h	Reset hardware ICON memory mode using linear aperture
	CX:DX	=	Pointer	o a 32 byte buffer for restoring registers by the Video BIOS

To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	03h	Enable hardware ICON
	BL	=	00h	Enable hardware ICON for the primary CRTC (Required for Rage Mobility only)
		=	80h	Enable hardware ICON for the secondary CRTC. (Required for Rage Mobility only)
	CX:DX	=	Pointer	to a 32 byte buffer for hardware ICON information

Table B-8	Hardware ICON Enable Information	

Offset (byte)	Content					
0	Hardware IC	CON size				
	bit 0	= 0	64x64			
		= 1	128x128			
	bits 6 - 1	= Reserved				
	bit 7	= 1 Disp	lay Hardware ICON and blank rest of screen			
1	Hardware IC	CON position				
	bits 2 - 0	= 000b	Upper left corner			
		= 001b	Bottom left corner			
		= 010b	Upper right corner			
		= 011b	Bottom right corner			
		= 100b	Center			
		= 111b	Position specified for the upper left corner			
	bits 7 - 3	= Reserved				
2	bits 7 - 0	= color 0	Blue			
3	bits 7 - 0	= color 0	Green			
4	bits 7 - 0	= color 0	Red			
5	bits 7 - 0	= color 1	Blue			
6	bits 7 - 0	= color 1	Green			
7	bits 7 - 0	= color 1	Red			
8 - 9	X-coordinat	e if bits 2 - 0 o	f byte 1 is 111b			
10 - 11	Y-coordinat	e if bits 2 - 0 o	f byte 1 is 111b			
12 - 31	Reserved					

To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	04h	Disable hardware ICON
	BL	=	00h	Disable hardware ICON for the primary CRTC (Required for RAGE Mobility only)
		=	80h	Disable hardware ICON for the secondary CRTC (Required for RAGE Mobility only)
	CX:DX	ζ =	Pointer	to a 32 byte buffer for hardware ICON information
To Call:	AL	_	8Ah	Return / Select hardware ICON
TO Gail.	BH	=		Set hardware ICON positiont
	BL[0]	=	-	Hardware ICON is 64x64
	вцој		1	Hardware ICON is 128x128
	נבז ום	=	-	
	BL[7]	=	0	Set hardware ICON position for the primary CRTC (Required for Rage Mobility only)
		=	1	Set hardware ICON position for the secondary CRTC
		-	1	(Required for Rage Mobility only)
	СХ	=		X-coordinate of upper left corner
	DX	=		Y-coordinate of upper left corner
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	06h	Custom hardware ICON support
To Call:	AL	=	8Ah	Return / Select hardware ICON
	BH	=	07h	Disable hardware ICON without restoring registers
	BL	=	00h	Disable hardware ICON for the primary CRTC without
				restoring registers (Required for Rage Mobility only).
		=	80h	Disable hardware ICON for the secondary CRTC without restoring registers (Required for Rage Mobility only).
To Call:	AL	_	8Ah	Return / Select hardware ICON
TO Gail.	BH	=	08h	Return hardware ICON state
		-	0011	
Returns:	BL[0]	=	0	If hardware ICON is disabled for the primary CRTC
Noturno.			1	If hardware ICON is enabled for the primary CRTC
	BL[1]	=	0	If hardware ICON is disabled for the secondary CRTC
	ъціј	=	0	(Supported in RAGE Mobility only)
		=	1	If hardware ICON is enabled for the secondary CRTC
				(Supported in RAGE Mobility only)

	BL[2] BL[3]	= = =	0 1 0 1	If hardware cursor is disabled for the primary CRTC If hardware cursor is enabled for the primary CRTC If hardware cursor is disabled for the secondary CRTC If hardware cursor is enabled for the secondary CRTC
To Call:	AL BH BL	= = =	8Ah 09h 00h 80h	Return / Select hardware ICON Return current resolution for hardware ICON For primary CRTC For secondary CRTC
Returns:	CX DX	=		horizontal resolution for hardware ICON vertical resolution for hardware ICON
To Call:	AL BH CL[0] CL[1]	= = =	8Ah 0Ah 1 1	Disable hardware cursor Disable hardware cursor for the primary CRTC Disable hardware cursor for the secondary CRTC
To Call:	AL BH CL[0] CL[1]	= = =	8Ah 00Bh 1 1	Enable hardware cursor Enable hardware cursor for the primary CRTC Enable hardware cursor for the secondary CRTC

# **B.15** Function 8Bh – Set CMOS Information

This function offers the ability to update information in the CMOS by video BIOS or system software.

To Call:	AL	= 8Bh	Set CMOS Information
	BH	= 80h	Set Request Display(s) in CMOS
	CL	=	Current active display(s) on primary CRTC
	CL[0]	= 1	LCD
	[1]	= 1	CRT
	[2]	= 1	TV
	[3]	= 1	DFP
	[7-4]	] = 0000b	reserved

 $\begin{array}{rcl} \mathsf{CH} &=& & \mbox{Current detected display(s) based on last detection} \\ \mathsf{CH}[0] &=& 1 & & \mbox{LCD} \\ [1] &=& 1 & & \mbox{CRT} \\ [2] &=& 1 & & \mbox{TV} \\ [3] &=& 1 & & \mbox{DFP} \\ [7-4] &=& 0000b & \mbox{reserved} \end{array}$ 

**Comments:** This sub-function is intended to be used by video BIOS or system software only.

To Call:	AL	= 8Bh	Set CMOS Information
	BH	= 81h	Set Request Expansion in CMOS
	CL	= 0	Disable expansion
		= 1	Enable expansion

**Comments:** This sub-function is intended to be used by video BIOS or system software only.

To Call:	AL BH	=	8Bh 82h	Set CMOS Information Set Select TV Standard in CMOS
	СХ	=		TV standard
		=	0	NTSC
		=	1	PAL
		=	2	PAL-M
		=	3	PAL-60
		=	4	NTSC-J
		=	5	PAL-CN
		=	6	PAL-N
		=	9	SCART-RGB

**Comments:** This sub-function is intended to be used by video BIOS or system software only.

# **B.16** Function 8Ch – Return / Select 475 Lines VGA Mode

This function provides the ability to check / set a specific VGA mode allowing 475 lines screen size.

To Call:	AL	= 8Ch	Return / Select 475 lines VGA mode
	BH	= 00h	Return request
Returns:	CL	= 0 = 1	475 lines VGA mode disabled 475 lines VGA mode disabled

Comments: Not supported in LT PRO and RAGE Mobility

To Call:	AL	= 8Ch	Return / Select 475 lines VGA mode
	BH	= 01h	Select request
	CL	= 0	Disable 475 lines VGA mode
		= 1	Enable 475 lines VGA mode

Comments: Not supported in LT PRO and RAGE Mobility

# **B.17** Function 8Dh – Return Current Display Information

This function provides for the ability to check the current display information.

To Call:	AL BH	= 8Dh = 00h	Return current display information Return current display is text or graphics for the primary CRTC
Returns:	СХ	= 0 = 1	Current display is text mode Current display is graphics mode
To Call:	AL BH BL	= 8Dh = 01h = 00h = 80h	Return current display information Return current display resolution For primary CRTC For secondary CRTC
Returns:	BX DX	=	Horizontal resolution in pixels Vertical resolution in lines

# **B.18 Function 8Eh - LCD Display Data Channel Support (DDC)**

Sub-function 0 returns the LCD DDC support information of the BIOS and LCD.

To Call:	AL	= 8Eh	LCD Display Data Channel Suppport (DDC)
	BL	= 00h	LCD DDC format supported by the BIOS and LCD
Returns:	BX	= 0	LCD DDC not supported
	BX[1]	= 1	DDC2B supported by LCD (I2C address 0A0h)
	BX[3]	= 1	DDC2B supported by LCD (I2C address 0A2h)
	BX[4]	= 1	DDC2B supported by LCD (I2C address 0A6h)
	AX[1] AX[2] AX[3] AX[6] AX[7]	= 1 = 1 = 1 = 1 = 1	DDC2B supported by BIOS (I2C address 0A0h) DDC2AB supported by BIOS DDC2B supported by BIOS (I2C address 0A2h and 0A6h) BIOS support detailed EDID timing at power up BIOS can use EDID information to setup the board at power up

Sub-function 1 returns the 128 byte EDID information.

	AL	= 8Eh	LCD Display Data Channel Suppport (DDC)
	BL	= 01h	Return first block of EDID 1.x data
	СХ	= Buffe	r size
	DX:DI	= Point	er to buffer

**Comments:** The BIOS does not check the validity of the EDID information captured from the LCD. It is the caller who must verify the EDID information before using it.

Sub-function 4 returns the LCD DDC support information of the BIOS.

To Call:	AL	= 8Eh	LCD Display Data Channel Suppport (DDC)
	BL	= 04h	Return LCD DDC format supported by the BIOS
Returns:	BX AX[1] AX[2] AX[3] AX[6] AX[7]	= 1 = 1	DDC2B used for communication DDC2B supported by BIOS (I2C address 0A0h) DDC2AB supported by BIOS DDC2B supported by BIOS (I2C address 0A2h and 0A6h) BIOS support detailed EDID timing at power up BIOS can use EDID information to setup the board at power up

Comments: Similar to Sub-function 0 except for no LCD DDC detection performing.

Sub-function 5 returns the 256 byte EDID information.

 To Call:
 AL
 =
 8Eh
 LCD Display Data Channel Support (DDC)

 BL
 =
 05h
 Return first block of EDID 2.x data

 CX
 =
 Buffer size

 DX:DI
 =
 Pointer to buffer

**Comments:** The BIOS does not check the validity of the EDID information captured from the LCD. It is the caller who must verify the EDID information before using it.

# **B.19** Function 8Fh – Get / Set Video BIOS Information

To Call:	AL	= 8Fh	Get / Set Video BIOS Information
	BH	= 00h	Get miscellaneous video BIOS information
Returns:	CL	=	Miscellaneous video BIOS information
	CL[2-0]	= 000b	reserved
	[3]	= 1	If display(s) switching by video BIOS is disabled
	[5-4]	= 11b	If large desktop mode
		= 10b	If independent display timing ( IDT ) mode
		= 00b	If single CRTC mode
		= 01b	invalid

	[7-	·6] = 00b	reserved
To Call:	AL BH CL	= 8Fh = 02h = 0	Get / Set Video BIOS Information Set display(s) switching by video BIOS state Enable display(s) switching by video BIOS
		= 1	Disable display(s) switching by video BIOS
To Call:	AL BH	= 8Fh = 05h	Get / Set Video BIOS Information Set LID state
	CL	= 0	LID is open
		= 1	LID is closed

# **B.20** Function 04Exxh – System BIOS Int 15h

This function is to be provided by the OEM to supply hardware-specific information to the Video BIOS. The sub-functions are called by the Video BIOS during the initialization, if the latter is required to find out the specified information.

The system BIOS Int 15h callback function should validate the return data before returning to Video BIOS.

If the function call is not supported or fails, default values will be used. The default values depend on specific OEM's requirement.

### Sub-function 00h – Return Panel Identity

To Call:	AX	= 4Exxh	System BIOS Int 15h
	BL	= 00h	Return panel identity
Returns:	BL	= Panel II	D (000h - 01Fh)

**Comments:** If the function call is not supported or fails, default value will be used.

## Sub-function 01h – Return Select Display

To Call:	AX	= 4Exxh	System BIOS	S Int 15h
	BL	= 01h	Return select	ted display
Returns:		BL [0]	= 1	Flat panel
		BL [1]	= 1	CRT
		BL [2]	= 1	TV
		BL [3]	= 1	Auto-switch
		BL [5 - 4]	= 00b	Reserved
		BL [6]	= 1	Force CRT connection
		BL [7]	= 1	Force TV connection

**Comments:** If the function call is not supported or fails, default value will be used.

### Sub-function 02h – Return Selected Expansion

To Call:	AX =	= 4Exxh	System BIOS	Int 15h
	BL =	• 02h	Return Select	ed Expansion
Returns:		BL [0] BL [1] BL [7 - 2		Enable text expansion Enable graphics expansion Reserved

**Comments:** If the function call is not supported or fails, default value will be used.

To Call:	AX	= 4Exxh	System BIO	S Int 15h
	BL	= 03h	Return Selec	cted Refresh Rate
Returns:		BX [0]	= 1	To select 50 Hz
		BX [1]	= 1	To select 56 Hz
		BX [2]	= 1	To select 60 Hz
		BX [3]	= 1	To select 67 Hz
		BX [4]	= 1	To select 70 Hz
		BX [5]	= 1	To select 72 Hz
		BX [6]	= 1	To select 75 Hz
		BX [7]	= 1	To select 76 Hz
		BX [8]	= 1	To select 85 Hz
		BX [9]	= 1	To select 90 Hz
		BX [10]	= 1	To select 100 Hz
		BX [11]	= 1	To select 120 Hz
		BX [12]	= 1	To select 140 Hz
		BX [13]	= 1	To select 150 Hz
		BX [14]	= 1	To select 160 Hz
		BX [15]	= 1	To select 200 Hz

#### Sub-function 03h – Return Selected Refresh Rate

**Comments:** If the function call is not supported or fails, default value will be used.

## Sub-function 04h – Return Standby and Suspend Counter Values for Power Management (Timer Mode only)

To Call:	AX	= 4Exxh	System BIOS Int 15h	
	BL	= 04h	Return standby and suspend counter values for pow management (timer mode only)	/er
Returns:		BL [3 - ( BL [7 - 4	, ,	

**Comments:** If the function call is not supported or fails, default values will be used.

## Sub-function 05h – Return TV Standard

To Call:	AX	= 4Exxh	System BIOS Int 15h
	BL	= 05h	Return TV standard
Returns:	BL	= 0	NTSC
		= 1	PAL
		= 2	PAL-M
		= 4	NTSC-J
		= 5	PAL-CN
		= 6	PAL-N

**Comments:** If the function call is not supported or fails, default values will be used.

### Sub-function 06h – Return Power Management Mode

To Call:	AX	=	4Exxh	System BIOS Int 15h
	BL	=	06h	Return Power Management Mode
Returns:	BL		0 1	Non-ACPI mode ACPI mode

**Comments:** If the function call is not supported or fails, default values will be used.

The format of every function return status word is as follows:

AH	=	4Eh	Function is supported
	!=	4Eh	Function is not supported
AL	=	00h	Function call successful
	=	01h	Function call failed
	=	02h	Function call not supported in current hardware configuration
	=	03h	Function call invalid in current video mode

A non-zero value in the AH register should be treated as a general failure condition.

## Sub-function 07h – Get SGRAM / SDRAM Information

To Call:			System BIOS Int 15h Get SGRAM / SDRAM information
Returns:	BL	= 0 = 1	SGRAM SDRAM

#### Sub-function 08h - Set Request Display(s) in CMOS

To Call:	AX BL	= 4Exxh = 08h	System BIOS Int 15h Set request display(s) in CMOS
	CL	=	Current active display(s) on primary CRTC
	CL[0]	= 1	LCD
	[1]	= 1	CRT
	[2]	= 1	TV
	[7-3]	= 00000b	reserved
	СН	=	Current detected display(s) based on last detection
	CH[0]	= 1	LCD
	[1]	= 1	CRT
	[2]	= 1	TV
	[7-3]	] = 00000b	reserved

#### Sub-function 09h - Set Request Expansion in CMOS

To Call:	AX	= 4Exxh	System BIOS Int 15h
	BL	= 09h	Set request expansion in CMOS
	CL	= 0	Disable expansion
		= 1	Enable expansion

## Sub-function 0Ah – Set Select TV Standard in CMOS

To Call:	AX BL	= 4Exxh = 0Ah	System BIOS Int 15h Set Select TV Standard in CMOS
	СХ	=	TV Standard
		= 0	NTSC
		= 1	PAL
		= 2	PAL-M
		= 3	PAL-60
		= 4	NTSC-J
		= 5	PAL-CN
		= 6	PAL-N
		= 9	SCART-RGB

# **Appendix C** *RAGE XL Specific Functions*

# C.1 Introduction

This chapter discusses RAGE XL specific implementations only.

The Video States Save and Restore are supported through the standard RAGE PRO BIOS extension AL=014h or through the VESA VBE 2.0 functions. No *RAGE XL* specific interface will be required.

The Video memory can be saved through the memory aperture. The memory aperture location and size of the video memory is returned through the standard RAGE PRO BIOS extension AL=006h. No *RAGE XL* specific interface will be required.

The Power Management will be supported through the standard RAGE PRO BIOS extension AL=00Eh. No *RAGE XL* specific interface will be required.

For information generic to 3D RAGE PRO product family see *Chapter 2*.

# C.2 Function Calls

Base ROM address is determined by the register SCRATCH\_REG1(base\_address + 084h) and the ROM services are accessible by absolute calls at this address with the following instructions.

CALL ROM\_ADDR:64h,

where ROM\_ADDR = (SCRATCH\_REG1 & 0x7F)×0x80 + 0xC000

Another way to invoke the extended ROM service is by calling a INT 10h with AH=0A0h.

# C.3 Function 80h - Return Panel Type and Controller Supported Information (not supported in RAGE XL)

This function is not supported by RAGE XL because the function interface assumes panel presence at boot time.

# C.4 Function 81h - Return Panel Identity Information (not supported in RAGE XL)

This function is not supported by RAGE XL because the function interface assumes panel presence at boot time.

# C.5 Function 82h – VESA BIOS Extensions / Flat Panel Functions (not supported in RAGE XL)

These ATI extended functions have been replaced in Rage XL with the proposed VESA VBE / Flat Panel Function Extensions as described in the following section.

# C.6 Function 4F11h – VESA VBE / Flat Panel BIOS

This section describes the VESA BIOS Extension sub-functions for flat panels (VBE/FP Functions) as they pertain to the RAGE XL controller.

Reserved values should always be set to the value zero (0).

#### Sub-function 00h - Return Flat Panel Extensions Support Information

To Call:	AX	= 4F11h	VBE/FP function
	BL	= 00h	Return flat panel extensions support information
	ES:DI	=	Pointer to 256 byte buffer in which to place SubVBEInfo block (see ).

Returns: AX = VBE return status

**Comments:** This sub-function allows application developers to get information about the flat panel extensions. The function is required by VBE 2.0 as a Supplemental Specification. Due to code space limitations, this function may not be implemented in current BIOS.

#### Table C-1 SubVBEInfoBlock Structure

Offset (byte)	Content		
0 - 6	'VBE/FP', 0FFh	Supplement VBE signature	
7 - 8	0100h	Supplement VBE version	
9	03	Bit-field of supported sub-functions	

Offset (byte)	Content		
10 - 16	0	Bit-field of supported sub-functions	
17 - 18	0100h	OEM software revision	
19 - 22	word offset	OEM Vendor Name Pointer	
23 - 26	word offset	OEM Product Name Pointer	
27 - 30	word offset	OEM String Pointer	
31 - 255	0	Reserved	

#### Table C-1 SubVBEInfoBlock Structure (Continued)

#### Table C-2 OEM Desfault Strings in SubVBEInfoBlock Structure

Parameter Name	Descripiton		
OEM Vendor Name Pointer	This is the BIOS segment offset to a hard-coded string. The default Vendor Name string is "ATI Technologies Inc.".		
OEM Product Name Pointer	This is the BIOS segment offset to a hard-coded string. The default Product Name string is "Rage XL".		
OEM String Pointer	This is the BIOS segment offset to a hard-coded string. The default string is "VBE-FP".		

#### Sub-function 01h - Return Flat Panel Information

To Call:	AX BL	= 4F11h = 01h	VBE/FP function Return flat panel information
	ES:DI	=	Pointer to 32 byte buffer in which to place flat panel information structure (see ).
Returns:	AX	= VBE ret	urn status

Comments: This sub-function returns information about the current attached flat panel device..Due to code space limitations, this function may not be implemented in current BIOS.

#### **Table C-3 Flat Panel Information Structure**

Offset (byte)	Content			
0 - 1	Horizontal size in pixels			

Offset (byte)	Content				
2 - 3	Vertical size in lines				
	bit 0	= 0	Monochrome		
		= 1	Color		
	bit 1	= 0	Single panel construction		
		= 1	Dual (split) panel construction		
4 - 5	bits [7-2]	= 0	STN (passive matrix)		
4-5		= 1	TFT (active matrix)		
		= 2	Other LCD		
		= 3	EL		
		= 4	Plasma		
	bits [15-8]	= Reserve	d		
6	Red bits per primary				
7	Green bits per primary				
8	Blue bits per primary				
9	Reserved bits per primary				
10 - 13	Size in KB of off-screen memory required for frame buffer				
14 - 17	Pointer to reserved off screen memory for frame buffer				
18 - 31	Reserved				

#### Table C-3 Flat Panel Information Structure (Continued)

# C.7 Function 83h – LCD / Monitor / TV Detection

This function allows the detection of what display is attached to the computer and what its current status is.

To Call:	AL CH [0]	= 83h = 0 = 1	LCD / monitor / TV detection Return monitor information based on previous detection Return current monitor information by detection	
	CH [1]	= 0 = 1	Return TV information based on previous detection Return current TV information by detection	
	CH [2]	= 0 = 1	Return LCD information based on previous detection Return current LCD information by detection	
	CH [5 - 3	3] = 000b	Reserved	

	CH [6]	= 1	Force CRT attacht
	CH [7]	= 1	Force TV attach
Returns:	CL [1 - 0]	= 0 = 1	No monitor Monochrome monitor Color monitor
	CL [3 - 2]	= 0	No LCD attached LCD attached
	CL [5 - 4]	= 0 = 1 = 2 = 3	No TV attached TV attached to composite connector TV attached to S-Video connector TV attached to both composite and S-Video connectors alues are reserved.
	CL [6]	= 1	TV force detection state
	CL [7]	= 1	CRT force detection state

# C.8 Function 84h – Return / Select Active Display

This function allows application software to determine information about currently attached active display and set the necessary among the available active display modes.

To Call:	AL	= 84h	Return / Select Active Display		
	BH	= 00h	Return request		
Returns:	BL	= Current BL [0] BL [1] BL [2] BL [7 - 3	display = 1 = 1 = 1 3] = 00000b	Flat panel CRT TV Reserved	
	CL	= Reques	ted display		

	CL [0]	= 1	Flat panel
	CL [1]	= 1	CRT
	CL [2]	= 1	TV
	CL [3]	= 1	Auto-switch
	CL [7-4]	= 0000b	Reserved
ВН	= Available BH [0] BH [1] BH [2] BH [7-3]	= 1 = 1 = 1	Flat panel CRT TV Reserved

To Call:	AL	= 84h	Return / Select /	Active Display
	BH	= 01h	Select request	
	CL	= Reques	ted display	
		CL [0]	= 1	Flat panel
		CL [1]	= 1	CRT
		CL [2]	= 1	TV
		CL [3]	= 1	Auto-switch
		CL [7-4]	= 0000b	Reserved
Returns:	BL	= Current	display	
		BL [0]	= 1	Flat panel
		BL [1]	= 1	CRT
		BL [2]	= 1	TV
		BL [7-3]	= 00000b	Reserved

# C.9 Function 85h – Return / Select Power Management Mode

This function allows the ability to check / set between different power management and counter values for timer mode.

To Call:	AL	= 85h	Return / Select power management mode
	BH	= 00h	Return request
Returns:	CL	= Power n	nanagement mode

CL [	0]	= 0	Power management disabled
		= 1	Power management enabled
CL [	2-1]	= 0	Pin mode (not supported in RAGE
-	-		XL)
		= 1	Register mode
		= 2	Timer mode (not supported in RAGE
			XL)
		= 3	PCI configuration space register (ACPI) mode
CL [	7-3]	= 00000b	Reserved

To Call:	AL	= 85h	Return / Select p	oower management mode
	BH	= 01h	Enable / Disable	power management request
	CL	= Powerr	nanagement mod	e
		CL [0]	= 0	Disable power management
			= 1	Enable power management
		CL [7-1]	= 0000000b	Reserved

To Call:	AL	= 85h	Return / Select power management mode
	BH	= 02h	Set counter value request (not supported by RAGEXL)
	CL	CL [3 -	r value for timer mode 0]  = Standby counter value in minutes 4]  = Suspend counter value in minutes

To Call:	AL	= 85h	Return / Select power management mode
	BH	= 03h	Switch power management mode
	CI	= 0	Switch power management to non-ACPI mode
	0L	= 0	Switch power management to ACPI mode

# C.10 Function 87h – Return / Select Refresh Rate

This Function provides for the ability to check the current refresh rate and set the necessary refresh rate from the range of supported rates.

To Call:	AL	= 87h	Return / Select re	efresh rate
	BH	= 00h	Return request	
Returns:	СХ	= Support	ed refresh rate	
		CX [0]	= 1	If 50 Hz is supported
		CX [1]	= 1	If 56 Hz is supported
		CX [2]	= 1	If 60 Hz is supported
		CX [3]	= 1	If 67 Hz is supported
		CX [4]	= 1	If 70 Hz is supported
		CX [5]	= 1	If 72 Hz is supported
		CX [6]	= 1	If 75 Hz is supported
		CX [7]	= 1	If 76 Hz is supported
		CX [8]	= 1	If 85 Hz is supported
		CX [9]	= 1	If 90 Hz is supported
		CX [10]	= 1	If 100 Hz is supported
		CX [11]		If 120 Hz is supported
		CX [12]		If 140 Hz is supported
		CX [13]		If 150 Hz is supported
		CX [14]		If 160 Hz is supported
		CX [15]	= 1	If 200 Hz is supported
	DV	0 - 1		
	DX		d refresh rate	
		DX [0]	= 1	If 50 Hz is selected
		DX [1]	= 1	If 56 Hz is selected
		DX [2]	= 1	If 60 Hz is selected

DV (0)		
DX [3]	= 1	If 67 Hz is selected
DX [4]	= 1	If 70 Hz is selected
DX [5]	= 1	If 72 Hz is selected
DX [6]	= 1	If 75 Hz is selected
DX [7]	= 1	If 76 Hz is selected
DX [8]	= 1	If 85 Hz is selected
DX [9]	= 1	If 90 Hz is selected
DX [10]	= 1	If 100 Hz is selected
DX [11]	= 1	If 120 Hz is selected
DX [12]	= 1	If 140 Hz is selected
DX [13]	= 1	If 150 Hz is selected
DX [14]	= 1	If 160 Hz is selected
DX [15]	= 1	If 200 Hz is selected

To Call:	AL	= 87h	Return / Select i	refresh rate
	BH	= 01h	Select request	
		CX [0]	= 1	To select 50 Hz or 43 HZ
		CX [1]	= 1	To select 56 Hz
		CX [2]	= 1	To select 60 Hz
		CX [3]	= 1	To select 67 Hz
		CX [4]	= 1	To select 70 Hz
		CX [5]	= 1	To select 72 Hz
		CX [6]	= 1	To select 75 Hz
		CX [7]	= 1	To select 76 Hz
		CX [8]	= 1	To select 85 Hz
		CX [9]	= 1	To select 90 Hz
		CX [10]	= 1	To select 100 Hz
		CX [11]	= 1	To select 120 Hz
		CX [12]	= 1	To select 140 Hz
		CX [13]	= 1	To select 150 Hz
		CX [14]	= 1	To select 160 Hz
		CX [15]	= 1	To select 200 Hz

# C.11 Function 88h – Return / Select Dithering

This Function allows the ability to check / set additional colors and shades from existing palette.

To Call:	AL	= 88h	Return / Select dithering level
	BH	= 00h	Return Range Request
Returns:	CH CL	= Upper = Curren	
To Call:	AL <mark>BH</mark> CL	= 88h <mark>= 01h</mark> = Ditherir	Return / Select dithering level Select request ng to set
Comments:	Valid Requ	0	vel to set is 0 to the upper limit returned by the "Return Range

# C.12 Function 89h – Return / Select Cursor Blink Rate

This Function serves the purpose of checking / setting the rate of on-and-off cursor illumination on a display screen.

To Call:	AL	= 89h	Return / Select cursor blink rate		
	BH	= 00h	Return Range Request		
Returns:	CH CL	= Upper = Curren	limit t cursor blink rate		
To Call:	AL	= 89h	Return / Select cursor blink rate		
	BH	= 01h	Select request		
	CL	= Curren	t cursor blink rate to set		
Comments:			rate to set is 0 to the upper limit returned by the "Return		
	Range Request"				
### C.13 Function 8Ah – Hardware ICON Support

(not supported in RAGE XL)

There is no Hardware ICON in RAGE XL.

### C.14 Function 8Dh – Return Current Display Information

This Function is used to check the current display information.

To Call:	AL	= 8Dh	Return current display information
	BH	= 00h	Return current display is text or graphics
Returns:	СХ	= 0 = 1 =	Current display is text mode Current display is graphics mode

### C.15 Function 8Eh - LCD Display Data Channel Support (DDC)

*Sub-function 00h* returns the LCD DDC support information of the BIOS and LCD.

To Call:	AL	= 8Eh	LCD Display Data Channel Suppport (DDC)
	BL	= 00h	LCD DDC format supported by the BIOS and LCD
Returns:	BX	= 0	LCD DDC not supported
	BX[1]	= 1	DDC2B supported by LCD (I <sup>2</sup> C address 0A0h)
	BX[3]	= 1	DDC2B supported by LCD (I <sup>2</sup> C address 0A2h)
	BX[4]	= 1	DDC2B supported by LCD (I <sup>2</sup> C address 0A6h)
	AX[1]	= 1	DDC2B supported by BIOS (I <sup>2</sup> C address 0A0h)
	AX[2]	= 1	DDC2AB supported by BIOS
	AX[3]	= 1	DDC2B supported by BIOS (I <sup>2</sup> C address 0A2h and 0A6h)
	AX[6]	= 1	BIOS support detailed EDID timing at power up
	AX[7]	= 1	BIOS can use EDID information to setup the board at power up

Sub-function 01h returns the 128 byte EDID information.

To Call:	AL = 8Eh LCD Display Data Channel Support (DDC)				
	BL	=	01h	Return first block of EDID 1.x data	
Returns:	СХ	=	Buffer size	ze	
	DX:DI	=	Pointer t	o buffer	

**Comments:** The BIOS does not check the validity of the EDID information captured from the LCD. It is the caller who must verify the EDID information before using it.

Sub-function 04h returns the 128 LCD DDC support information of the BIOS.

To Call:	AL	= 8Eh	LCD Display Data Channel Suppport (DDC)
	BL	= 04h	Return LCD DDC format supported by the BIOS
Returns:	BX	= 0	DDC2B used for communication
	AX[1]	= 1	DDC2B supported by BIOS (I <sup>2</sup> C address 0A0h)
	AX[2]	= 1	DDC2AB supported by BIOS
	AX[3]	= 1	DDC2B supported by BIOS (I <sup>2</sup> C address 0A2h and 0A6h)
	AX[6]	= 1	BIOS support detailed EDID timing at power up
	AX[7]	= 1	BIOS can use EDID information to setup the board at
			power up

Comments: Similar to Sub-function 0 except for no LCD DDC detection performing.

Sub-function 05h returns the 128 byte EDID information.

To Call:	AL	=	8Eh	LCD Display Data Channel Suppport (DDC)	
	BL	=	05h	Return first block of EDID 2.x data	
Returns:	СХ	=	Buffer s	ize	
	DX:DI	DX:DI = Pointer to buffer			
Comments:	The BI	os	does no	t check the validity of the EDID information captured from	

**Comments:** The BIOS does not check the validity of the EDID information captured from the LCD. It is the caller who must verify the EDID information before using it.

### C.16 Function 04Exxh – System BIOS Int 15h (not supported in RAGE XL)

RAGE XL is meant for the desktop PC market. This function is included in the PC BIOS.

### Sub-function 02h – Return Selected Expansion

To Call:	= 4Exxh = 02h	System BIOS Int Return Selected	
Returns:	BL [0] BL [1] BL [7 - 2	= 1 = 1 !] = 000000b	Enable text expansion Enable graphics expansion Reserved

Comments: If the function call is not supported or failed, default value will be used.

### Sub-function 03h – Return Selected Refresh Rate

To Call:	AX	= 4Exxh	System BIOS Int 15h			
	BL	= 03h	Return Selecte	ed Refresh Rate		
Returns:		BX [0]	= 1	To select 50 Hz		
		BX [1]	= 1	To select 56 Hz		
		BX [2]	= 1	To select 60 Hz		
		BX [3]	= 1	To select 67 Hz		
		BX [4]	= 1	To select 70 Hz		
		BX [5]	= 1	To select 72 Hz		
		BX [6]	= 1	To select 75 Hz		
		BX [7]	= 1	To select 76 Hz		
		BX [8]	= 1	To select 85 Hz		
		BX [9]	= 1	To select 90 Hz		
		BX [10]	= 1	To select 100 Hz		
		BX [11]	= 1	To select 120 Hz		
		BX [12]	= 1	To select 140 Hz		
		BX [13]	= 1	To select 150 Hz		
		BX [14]	= 1	To select 160 Hz		
		BX [15]	= 1	To select 200 Hz		

**Comments:** If the function call is not supported or failed, default value will be used.

### Sub-function 04h – Return Standby and Suspend Counter Values for Power Management (Timer Mode only)

To Call:	AX	= 4Exxh	System BIOS In	it 15h
	BL	= 04h	Return standby management (ti	and suspend counter values for power
			lina lagerieri (u	
Returns:		BL [3 - (	D] =	Standby counter values in minutes
		BL [7 - 4	4] =	Suspend counter values in minutes

**Comments:** If the function call is not supported or failed, default values will be used.

### Sub-function 05h – Return TV Standard

To Call:	AX	= 4Exxh	System BIOS Int 15h
	BL	= 05h	Return TV standard
Returns:	BL	= 0	NTSC
		= 1	PAL
		= 2	PAL-M
		= 4	NTSC-J
		= 5	PAL-CN
		= 6	PAL-N

**Comments:** If the function call is not supported or failed, default values will be used.

### Sub-function 06h – Return Power Management Mode

To Call:	<b>:</b> AX = 4Ex		System BIOS Int 15h
	BL	= 06h	Return Power Management Mode
Returns:	BL	= 0 = 1	Non-ACPI mode ACPI mode

**Comments:** If the function call is not supported or failed, default values will be used.

The format of every Functions return status words is as follows:

AH	=	4Eh	Function is supported
	!=	4Eh	Function is not supported
AL	=	00h	Function call successful
	=	01h	Function call failed
	=	02h	Function call not supported in current hardware
			configuration
	=	03h	Function call invalid in current video mode

A non-zero value in the AH register should be treated as a general failure condition.

This page intentionally left blank.

# **Appendix D TVOut Specific Functions**

### **D.1** Introduction

This section will discuss only TVOut specific implementation. Information that is generic to the RAGE PRO product family should be referenced back to the RAGE PRO documentation.

### D.2 Function 70h – Return / Select TVOut Configuration

This function returns / selects TVOut configuration information.

To Call:	AL	=	70h	Return / Select TVOut configuration		
	BL	=	00h	Return	request	
Returns:	BX	=	00000h DX = 0 DX = 'TE		ut is NOT detected ut is detected but NOT supported	
	BX	=	05442h BX = TV CL CL	/Out is d = 0 = 1	etected and supported Current TV output is disabled Current TV output is enabled	
			CH CH CH CH	= 0 = 1 = 2 = 3	Use 27.00000 MHz reference clock	
			DL DL	= 1 = 0	Enable TV output is requested Disable TV output is requested	
			DH	= XX	TVOut revision code	

To Call:	AL	= 70h	Return / Select TVOut configuration
	BL	= 01h	Select request (Not supported in LT PRO)
	CL	= 000h	Disable TV output
	CL	= 080h	Disable TV output with the feature connector bit preserved
	CL	= 001h	Enable TV output

Comments: Not supported in LT PRO and RAGE Mobility

To Call:	AL	=	70h	Return / Select TVOut configuration
	BL	=	02h	Return TV attached information (Not supported in LT PRO)
Returns:	CL [0] CL [1] CL [7 - 2]	= = =	1	If TV is detected through the composite connector If TV is detected through the S-video connector

Comments: Not supported in LT PRO and RAGE Mobility

To Call:	AL	=	70h	Return / Select TVOut configuration
	BL	=	03h	Select TV standard (Not supported in LT PRO)
	CL	= = = = =	1 2 3 4 5 6	NTSC PAL PAL-M PAL-60 NTSC-J PAL-CN PAL-N SCART-PAL
	CL	= = = =	1 2 3 4 5 6	PAL PAL-M PAL-60 NTSC-J PAL-CN PAL-N

**Comments:** Not supported in LT PRO. This sub-function is supported only in multi-TV standard dynamic switching BIOS

To Call:	AL	= 70ł	n Return / Select TVOut configuration
	BL	= 04ł	n Return TV standard information table
Returns:	BX CX DX	= Siz	set of TV out information byte e of TV standard information table set of TV standard information table

**Comments:** Supported only in RAGE Mobility

### D.3 Function 71h – Return TV Standard

This function returns TV standard information.

To Call:	AL	= 71h	Return TV standard
	BL	= 00h	Return current TV standard
Return:	CL	= 0 = 1 = 2 = 3 = 4 = 5	NTSC PAL PAL-M PAL-60 NTSC-J PAL-CN
		= 5 = 6 = 9	PAL-ON PAL-N SCART-PAL

To Call:	AL	=	71h	Return TV standard
	BL	=	01h	Return supported TV standard (Not supported in LT PRO)
Return:	CX [0]	=	1	If NTSC is supported
	CX [1]	=	1	If PAL is supported
	CX [2]	=	1	If PAL-M is supported
	CX [3]	=	1	If PAL-60 is supported
	CX [4]	=	1	If NTSC-J is supported
	CX [5]	=	1	If PAL-CN is supported
	CX [6]	=	1	If PAL-N is supported
	CX [8 - 7]	=	00b	Reserved
	CX [9]	=	1	If SCART-PAL is supported
	CX [15 - 10]	=	00000b	Reserved

**Comments:** Not supported in LT PRO. This sub-function is supported only in multi-TV standard dynamic switching BIOS

### D.4 Function 72h – Re-initialize Digital Signal Processor

This function re-initializes the Digital signal processor's FIFO.

### D.5 Function 73h – Return / Select TVOut Auto-Display Switch

This function returns / selects TVOut auto-display switch information. This function is not supported in LT PRO.

To Call:	AL	= 73h	Return / Select TVOut auto-display switch
	BL	= 00h	Return request (Not supported in LT PRO)
Return:	CL	= 0 = 1	TVOut auto-display switch disabled TVOut auto-display switch enabled

Comments: Not supported in LT PRO and RAGE Mobility

To Call:	AL	=	73h	Return / Select TVOut auto-display switch
	BL	=	01h	Select request
	CL	=	0	Disable TVOut auto-display switch
		=	1	Enable TVOut auto-display switch

Comments: Not supported in LT PRO and RAGE Mobility

# D.6 Function 74h – Return TVOut Aligner Information For Slow Aligner Algorithm

This function returns / sets the TVOut aligner information using the slow aligner algorithm. This function is not supported in LT PRO.

To Call:	AL	=	74h Return TVOut Aligner information for Slow Aligner Algorithm
	DX:BX	=	Pointer to a buffer of 64 bytes
Return:	CX DX:BX		Number of entries in the TVOut Aligner information buffer TVOut Slow Aligner information

Comments: Not supported in LT PRO and RAGE Mobility.

#### **Table D-1 TVOut Slow Aligner Information**

Offset (byte)	Content
0 - 3	Delay map A for modes in group 0
4 - 7	Delay map B for modes in group 0
8	Clock delay for modes in group 0
9 - 12	Delay map A for modes in group 1
13 - 16	Delay map B for modes in group 1
17	Clock delay for modes in group 1
18 - 21	Delay map A for modes in group 2
22 - 25	Delay map B for modes in group 2
26	Clock delay for modes in group 2
27 - 30	Delay map A for modes in group 3
31 - 34	Delay map B for modes in group 3
35	Clock delay for modes in group 3
36 - 39	Delay map A for modes in group 4
40 - 43	Delay map B for modes in group 4
44	Clock delay for modes in group 4

### D.7 Function 75h – Return TVOut Aligner Group

This function returns the aligner group of a specified resolution. This function is not supported in LT PRO.

To Call:	AL	= 75h Return TVOut Aligner group (for Slow Aligner Algorithm only)
	CX DX	<ul><li>Horizontal resolution</li><li>Vertical resolution</li></ul>
Return:	CL	<ul> <li>Aligner group for the specified resolution</li> </ul>

Comments: Not supported in LT PRO and RAGE Mobility.

### **D.8** Function 76h – Return TVOut Aligner Information For Fast Aligner Algorithm

This function returns the TVOut aligner information using the fast aligner algorithm. This function is not supported in LT PRO.

To Call:	AL	=	76h Return TVOut Aligner information for Fast Aligner Algorithm		
	DX:BX	=	Pointer to a buffer of 64 bytes		
Return:	DX:BX	=	TVOut Fast Aligner information		
Comments:	Not supported in LT PRO and RAGE Mobility.				

#### **Table D-2 TVOut Fast Aligner Information**

Offset (byte)	Content
0 - 1	Data_delay_const [0]
2 - 3	Data_delay_const [1]
4 - 5	Data_delay_const [2]
6 - 7	Data_delay_const [3]
8 - 9	Data_delay_const [4]
10 - 11	Data_delay_const [5]
12 - 13	Data_delay_const [6]
14 - 15	Data_delay_const [7]
16 - 17	Uncertainty
18 - 19	Ns_per_tap

### E.1 Introduction

Note that all clock selects in the following tables assume an ATI18818 clock chip.

### E.2 CRTC Parameters for 640x480

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		25.18MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x63	V_TOTAL	0x20C
Screen Display	H_DISP	0x4F	V_DISP	0x1DF
Sync Start	H_SYNC_STRT	0x51	V_SYNC_STRT	0x1E9
Sync Width	H_SYNC_WID	0x2C	V_SYNC_WID	0x22
Resolution	640		480	
Scan Frequency	31.469KH	łz	59.94Hz	
Polarity	(-)		(-)	
Sync Width	3.813us	12 chars	0.064ms	2 lines
Front Porch	0.636us	2 chars	0.318 ms	10 lines
Back Porch	1.907us	6 chars	1.048 ms	33 lines
Active Time	25.422us	80 chars	15.253ms	480 lines
Blank Time	6.356us	20 chars	1.430ms	45 lines

### 640x480 60Hz Non-Interlaced

#### 640x480 72Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		31.20MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x67	V_TOTAL	0x207
Screen Display	H_DISP	0x4F	V_DISP	0x1DF
Sync Start	H_SYNC_STRT	0x52	V_SYNC_STRT	0x1E8
Sync Width	H_SYNC_WID	0x25	V_SYNC_WID	0x23
Resolution	640		480	
Scan Frequency	37.500KH	łz	72.12Hz	
Polarity	()		()	
Sync Width	1.282us	5 chars	0.080ms	3 lines
Front Porch	0.769us	3 chars	0.240ms	9 lines
Back Porch	4.103us	16 chars	0.747ms	28 lines
Active Time	20.513us	80 chars	12.800ms	480 lines
Blank Time	6.154us	24 chars	1.067ms	40 lines

### 640x480 75Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		31.50MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x68	V_TOTAL	0x01F3
Screen Display	H_DISP	0x4F	V_DISP	0x01DF
Sync Start	H_SYNC_STRT	0x51	V_SYNC_STRT	0x01E0
Sync Width	H_SYNC_WID	0x28	V_SYNC_WID	0x23
Resolution	640		480	
Scan Frequency	37.500KH	łz	75.00Hz	
Polarity	()		(-)	
Sync Width	2.032us	8 chars	0.080ms	3 lines
Front Porch	0.508us	2 chars	0.027ms	1 lines
Back Porch	3.810us	15 chars	0.427ms	16 lines
Active Time	20.317us	80 chars	12.800ms	480 lines
Blank Time	6.349us	25 chars	0.533ms	20 lines

CRTC_GEN_CNTL			0x00	
DOT_CLOCK			39.91MHz	
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x67	V_TOTAL	0x214
Screen Display	H_DISP	0x4F	V_DISP	0x01DF
Sync Start	H_SYNC_STRT	0x53	V_SYNC_STRT	0x01F8
Sync Width	H_SYNC_WID	0x25	V_SYNC_WID	0x2E
Resolution	640		480	
Scan Frequency	47.969K⊦	łz	90.00Hz	
Polarity	()		()	
Sync Width	1.002us	5 chars	0.292ms	14 lines
Front Porch	0.902us	4 chars	0.521ms	25 lines
Back Porch	2.907us	15 chars	0.292ms	14 lines
Active Time	16.036us	80 chars	10.007ms	480 lines
Blank Time	4.811us	24 chars	1.105ms	53 lines

### 640x480 90Hz Non-Interlaced

### 640x480 100Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		44.90MHz		
	Horizont	al	Vertica	l
Screen Total	H_TOTAL	0x69	V_TOTAL	0x0212
Screen Display	H_DISP	0x4F	V_DISP	0x01DF
Sync Start	H_SYNC_STRT	0x53	V_SYNC_STRT	0x01F5
Sync Width	H_SYNC_WID	0x30	V_SYNC_WID	0x2C
Resolution	640		480	
Scan Frequency	52.948K⊦	lz	99.71Hz	
Polarity	(–)		(-)	
Sync Width	2.851us	16 chars	0.227ms	12 lines
Front Porch	0.801us	4 chars	0.416ms	22 lines
Back Porch	0.981us	6 chars	0.322ms	17 lines
Active Time	14.254us	80 chars	9.065ms	480 lines
Blank Time	4.633us	26 chars	0.963ms	51 lines

### C.36 CRTC Parameters for 800x600

#### 800x600 48Hz Interlaced

CRTC_GEN_CNTL		0X02		
DOT_CLOCK		36.00MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x84	V_TOTAL	0x2BD
Screen Display	H_DISP	0x63	V_DISP	0x257
Sync Start	H_SYNC_STRT	0x6D	V_SYNC_STRT	0x262
Sync Width	H_SYNC_WID	0x10	V_SYNC_WID	0xC
Resolution	800		600	
Scan Frequency	33.835KH	łz	96.39Hz	
Polarity	(+)		(+)	
Sync Width	3.556us	16 chars	0.177ms	12 lines
Front Porch	2.222us	10 chars	0.163ms	11 lines
Back Porch	1.555us	1.555us 7 chars		79 lines
Active Time	22.222us	100 chars	8.867ms	600 lines
Blank Time	7.333us	33 chars	1.507ms	102 lines

#### 800x600 56Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		36.00MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x7F	V_TOTAL	0x270
Screen Display	H_DISP	0x63	V_DISP	0x257
Sync Start	H_SYNC_STRT	0x66	V_SYNC_STRT	0x258
Sync Width	H_SYNC_WID	0x9	V_SYNC_WID	0x2
Resolution	800		600	
Scan Frequency	35.156KH	łz	56.25Hz	
Polarity	(+)		(+)	
Sync Width	2.000us	9 chars	0.057ms	2 lines
Front Porch	0.667us	3 chars	0.028ms	1 lines
Back Porch	3.555us	16 chars	0.626ms	22 lines
Active Time	22.222us	100 chars	17.067ms	600 lines
Blank Time	6.222us	28 chars	0.711ms	25 lines

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		40.00MHz		
	Horizont	al	Vertica	l
Screen Total	H_TOTAL	0x83	V_TOTAL	0x273
Screen Display	H_DISP	0x63	V_DISP	0x257
Sync Start	H_SYNC_STRT	0x68	V_SYNC_STRT	0x258
Sync Width	H_SYNC_WID	0x10	V_SYNC_WID	0x4
Resolution	800		600	
Scan Frequency	37.879KH	lz	60.32Hz	
Polarity	(+)		(+)	
Sync Width	3.200us	16 chars	0.106ms	4 lines
Front Porch	1.000us	5 chars	0.026ms	1 lines
Back Porch	2.200us	11 chars	0.607ms	23 lines
Active Time	20.000us	100 chars	15.840ms	600 lines
Blank Time	6.400us	32 chars	0.739ms	28 lines

### 800x600 60Hz Non-Interlaced

### 800x600 70Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		44.90MHz		
	Horizont	al	Vertica	l
Screen Total	H_TOTAL	0x7D	V_TOTAL	0x27B
Screen Display	H_DISP	0x63	V_DISP	0x257
Sync Start	H_SYNC_STRT	0x66	V_SYNC_STRT	0x260
Sync Width	H_SYNC_WID	0x12	V_SYNC_WID	0x2C
Resolution	800		600	
Scan Frequency	44.544K⊦	łz	70.04Hz	
Polarity	(+)		(-)	
Sync Width	3.207us	18 chars	0.269ms	12 lines
Front Porch	0.535us	3 chars	0.202ms	9 lines
Back Porch	0.891us	5 chars	0.337ms	15 lines
Active Time	17.817us	100 chars	13.470ms	600 lines
Blank Time	4.633us	26 chars	0.808ms	36 lines

#### 800x600 72Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		50.00MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x81	V_TOTAL	0x299
Screen Display	H_DISP	0x63	V_DISP	0x257
Sync Start	H_SYNC_STRT	0x6A	V_SYNC_STRT	0x27C
Sync Width	H_SYNC_WID	0xF	V_SYNC_WID	0x6
Resolution	800		600	
Scan Frequency	48.090KH	łz	72.19Hz	
Polarity	(+)		(+)	
Sync Width	2.400us	15 chars	0.125ms	6 lines
Front Porch	1.120us	7 chars	0.769ms	37 lines
Back Porch	1.280us	8 chars	0.478ms	23 lines
Active Time	16.000us	100 chars	12.477ms	600 lines
Blank Time	4.800us	30 chars	1.372ms	66 lines

### 800x600 75Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		49.50MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0x83	V_TOTAL	0x0270
Screen Display	H_DISP	0x63	V_DISP	0x0257
Sync Start	H_SYNC_STRT	0x65	V_SYNC_STRT	0x0258
Sync Width	H_SYNC_WID	0x0A	V_SYNC_WID	0x03
Resolution	800		600	
Scan Frequency	46.875K⊦	lz	75.00Hz	
Polarity	(+)		(+)	
Sync Width	1.616us	10 chars	0.064ms	3 lines
Front Porch	0.323us	2 chars	0.021ms	1 lines
Back Porch	3.232us	20 chars	0.448ms	21 lines
Active Time	16.162us	100 chars	12.800ms	600 lines
Blank Time	5.172us	32 chars	0.533ms	25 lines

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		56.64MHz			
	Horizont	al	Vertica	l	
Screen Total	H_TOTAL	0x7B	V_TOTAL	0x27A	
Screen Display	H_DISP	0x63	V_DISP	0x257	
Sync Start	H_SYNC_STRT	0x64	V_SYNC_STRT	0x25F	
Sync Width	H_SYNC_WID	0x08	V_SYNC_WID	0x0B	
Resolution	800		600		
Scan Frequency	57.097KH	łz	89.92Hz		
Polarity	(+)		(+)		
Sync Width	1.130us	8 chars	0.193ms	11 lines	
Front Porch	0.071us	1 chars	0.140ms	8 lines	
Back Porch	2.189us	15 chars	0.280ms	16 lines	
Active Time	14.124us	100 chars	10.508ms	600 lines	
Blank Time	3.390us	24 chars	0.613ms	35 lines	

### 800x600 90Hz Non-Interlaced

### 800x600 100Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		67.50MHz			
	Horizont	al	Vertical	l	
Screen Total	H_TOTAL	0x86	V_TOTAL	0x0270	
Screen Display	H_DISP	0x63	V_DISP	0x0257	
Sync Start	H_SYNC_STRT	0x63	V_SYNC_STRT	0x025E	
Sync Width	H_SYNC_WID	0x08	V_SYNC_WID	0x04	
Resolution	800		600		
Scan Frequency	62.500KH	lz	100.00Hz		
Polarity	(+)		(+)		
Sync Width	0.948us	8 chars	0.064ms	4 lines	
Front Porch	0.000us	0 chars	0.112ms	7 lines	
Back Porch	3.200us	27 chars	0.224ms	14 lines	
Active Time	11.852us	100 chars	9.600ms	600 lines	
Blank Time	4.148us	35 chars	0.400ms	25 lines	

### E.3 CRTC Parameters for 1024x768

#### 1024x768 43Hz Interlaced

CRTC_GEN_CNTL		0x02			
DOT_CLOCK			44.90MHz		
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0x9D	V_TOTAL	0x330	
Screen Display	H_DISP	0x7F	V_DISP	0x2FF	
Sync Start	H_SYNC_STRT	0x80	V_SYNC_STRT	0x300	
Sync Width	H_SYNC_WID	0x16	V_SYNC_WID	0x8	
Resolution	1024		768		
Scan Frequency	35.522K⊦	łz	86.96Hz		
Polarity	(+)		(+)		
Sync Width	3.920us	22 chars	0.113ms	8 lines	
Front Porch	0.178us	1 chars	0.014ms	1 lines	
Back Porch	1.247us	7 chars	0.563ms	40 lines	
Active Time	22.806us	128 chars	10.810ms	768 lines	
Blank Time	5.345us	30 chars	0.690ms	49 lines	

#### 1024x768 60Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		65.00MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xA7	V_TOTAL	0x325
Screen Display	H_DISP	0x7F	V_DISP	0x2FF
Sync Start	H_SYNC_STRT	0x82	V_SYNC_STRT	0x302
Sync Width	H_SYNC_WID	0x31	V_SYNC_WID	0x26
Resolution	1024		768	
Scan Frequency	48.363K⊦	łz	60.00Hz	
Polarity	()		(-)	
Sync Width	2.092us	17 chars	0.124ms	6 lines
Front Porch	0.369us	3 chars	0.062ms	3 lines
Back Porch	2.462us	20 chars	0.601ms	29 lines
Active Time	15.754us	128 chars	15.880ms	768 lines
Blank Time	4.923us	40 chars	0.786ms	38 lines

CRTC_GEN_CNTL			0x00	
DOT_CLOCK			75.00MHz	
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xA5	V_TOTAL	0x325
Screen Display	H_DISP	0x7F	V_DISP	0x2FF
Sync Start	H_SYNC_STRT	0x82	V_SYNC_STRT	0x302
Sync Width	H_SYNC_WID	0x31	V_SYNC_WID	0x26
Resolution	1024		768	
Scan Frequency	56.476KH	łz	70.07Hz	
Polarity	(-)		()	
Sync Width	1.813us	17 chars	0.106ms	6 lines
Front Porch	0.320us	3 chars	0.053ms	3 lines
Back Porch	1.921us	18 chars	0.514ms	29 lines
Active Time	13.653us	128 chars	13.599ms	768 lines
Blank Time	4.053us	38 chars	0.673ms	38 lines

### 1024X768 70Hz Non-Interlaced

### 1024x768 72Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK			75.00MHz		
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xA0	V_TOTAL	0x325	
Screen Display	H_DISP	0x7F	V_DISP	0x2FF	
Sync Start	H_SYNC_STRT	0x82	V_SYNC_STRT	0x302	
Sync Width	H_SYNC_WID	0x31	V_SYNC_WID	0x26	
Resolution	10224		768		
Scan Frequency	58.230KH	łz	72.245Hz		
Polarity	(-)		(-)		
Sync Width	1.813us	17 chars	0.103ms	6 lines	
Front Porch	0.320us	3 chars	0.052ms	3 lines	
Back Porch	1.387us	13 chars	0.498ms	29 lines	
Active Time	13.653us	128 chars	13.189ms	768 lines	
Blank Time	3.520us	33 chars	0.653ms	38 lines	

#### 1024x768 75Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		78.75MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xA3	V_TOTAL	0x031F
Screen Display	H_DISP	0x7F	V_DISP	0x02FF
Sync Start	H_SYNC_STRT	0x81	V_SYNC_STRT	0x0300
Sync Width	H_SYNC_WID	0x0C	V_SYNC_WID	0x03
Resolution	1024		768	
Scan Frequency	60.023KH	Ηz	75.03Hz	
Polarity	(+)		(+)	
Sync Width	1.219us	12 chars	0.050ms	3 lines
Front Porch	0.203us	2 chars	0.017ms	1 lines
Back Porch	2.235us	22 chars	0.466ms	28 lines
Active Time	13.003us	128 chars	12.795ms	768 lines
Blank Time	3.657us	36 chars	0.533ms	32 lines

### 1024x768 90Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK			100.0MHz	
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xA3	V_TOTAL	0x34C
Screen Display	H_DISP	0x7F	V_DISP	0x2FF
Sync Start	H_SYNC_STRT	0x7F	V_SYNC_STRT	0x314
Sync Width	H_SYNC_WID	0x2C	V_SYNC_WID	0x2F
Resolution	1024	•	768	
Scan Frequency	76.220KH	Ηz	90.20Hz	
Polarity	(-)		(-)	
Sync Width	0.960us	12 chars	0.197ms	15 lines
Front Porch	0.000us	0 chars	0.276ms	21 lines
Back Porch	1.920us	24 chars	0.537ms	41 lines
Active Time	10.240us	128 chars	10.076ms	768 lines
Blank Time	2.880us	36 chars	1.010ms	77 lines

CRTC_GEN_CNTL			0x00	
DOT_CLOCK			110.0MHz	
	Horizont	al	Vertica	l
Screen Total	H_TOTAL	0xAD	V_TOTAL	0x0317
Screen Display	H_DISP	0x7F	V_DISP	0x02FF
Sync Start	H_SYNC_STRT	0x7F	V_SYNC_STRT	0x02FF
Sync Width	H_SYNC_WID	0x2B	V_SYNC_WID	0x28
Resolution	1024		768	
Scan Frequency	79.023KH	łz	99.78Hz	
Polarity	(-)		()	
Sync Width	0.800us	11 chars	0.101ms	8 lines
Front Porch	0.000us	0 chars	0.000ms	0 lines
Back Porch	2.545us	35 chars	0.202ms	16 lines
Active Time	9.309us	128 chars	9.719ms	768 lines
Blank Time	3.345us	46 chars	0.304ms	24 lines

### 1024x768 100Hz Non-Interlaced

### E.4 CRTC Parameters for 1152x864

#### 1152x864 43Hz Interlaced

CRTC_GEN_CNTL			0x02		
DOT_CLOCK			65.0MHz		
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xB0	V_TOTAL	0x041E	
Screen Display	H_DISP	0x8F	V_DISP	0x035F	
Sync Start	H_SYNC_STRT	0x98	V_SYNC_STRT	0x03AD	
Sync Width	H_SYNC_WID	0x10	V_SYNC_WID	0x09	
Resolution	1152	•	864		
Scan Frequency	45.904KH	Ηz	87.02Hz		
Polarity	(+)		(+)		
Sync Width	1.969us	16 chars	0.098ms	9 lines	
Front Porch	1.062us	9 chars	0.850ms	78 lines	
Back Porch	1.031us	8 chars	1.133ms	104 lines	
Active Time	17.723us	144 chars	9.411ms	864 lines	
Blank Time	4.062us	33 chars	2.080ms	191 lines	

#### 1152X864 47Hz Interlaced

CRTC_GEN_CNTL			0x02		
DOT_CLOCK			65.0MHz		
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xB4	V_TOTAL	0x03B2	
Screen Display	H_DISP	0x8F	V_DISP	0x035F	
Sync Start	H_SYNC_STRT	0x9A	V_SYNC_STRT	0x037D	
Sync Width	H_SYNC_WID	0x10	V_SYNC_WID	0x09	
Resolution	1152	•	864		
Scan Frequency	44.890KH	Ηz	94.80Hz		
Polarity	(+)		(+)		
Sync Width	1.969us	16 chars	0.100ms	9 lines	
Front Porch	1.415us	11 chars	0.334ms	30 lines	
Back Porch	1.170us	10 chars	0.490ms	44 lines	
Active Time	17.723us	144 chars	9.624ms	864 lines	
Blank Time	4.554us	37 chars	0.924ms	83 lines	

### 1152X864 60Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		80.0MHz		
	Horizont	al	Vertica	l
Screen Total	H_TOTAL	0xB5	V_TOTAL	0x0393
Screen Display	H_DISP	0x8F	V_DISP	0x035F
Sync Start	H_SYNC_STRT	0x97	V_SYNC_STRT	0x0365
Sync Width	H_SYNC_WID	0x0E	V_SYNC_WID	0x05
Resolution	1152		864	
Scan Frequency	54.945KH	łz	59.98Hz	
Polarity	(+)		(+)	
Sync Width	1.400us	14 chars	0.091ms	5 lines
Front Porch	0.800us	8 chars	0.109ms	6 lines
Back Porch	1.600us	16 chars	0.746ms	41 lines
Active Time	14.400us	144 chars	15.725ms	864 lines
Blank Time	3.800us	38 chars	0.946ms	52 lines

CRTC_GEN_CNTL		0x00			
DOT_	DOT_CLOCK		100.0MHz		
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xBC	V_TOTAL	0x03B0	
Screen Display	H_DISP	0x8F	V_DISP	0x035F	
Sync Start	H_SYNC_STRT	0x94	V_SYNC_STRT	0x036C	
Sync Width	H_SYNC_WID	0x13	V_SYNC_WID	0x0B	
Resolution	1152		864		
Scan Frequency	66.138KH	łz	69.99Hz		
Polarity	(+)		(+)		
Sync Width	1.520us	19 chars	0.166ms	11 lines	
Front Porch	0.390us	5 chars	0.197ms	13 lines	
Back Porch	1.690us	21 chars	0.862ms	57 lines	
Active Time	11.520us	144 chars	13.064ms	864 lines	
Blank Time	3.600us	45 chars	1.225ms	81 lines	

### 1152X864 70Hz Non-Interlaced

### 1152X864 75Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		110.0MHz			
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xB6	V_TOTAL	0x03E9	
Screen Display	H_DISP	0x8F	V_DISP	0x035F	
Sync Start	H_SYNC_STRT	0x92	V_SYNC_STRT	0x038C	
Sync Width	H_SYNC_WID	0x12	V_SYNC_WID	0x08	
Resolution	1152	•	864		
Scan Frequency	75.137KH	łz	74.99Hz		
Polarity	(+)		(+)		
Sync Width	1.309us	18 chars	0.106ms	8 lines	
Front Porch	0.245us	3 chars	0.599ms	45 lines	
Back Porch	1.282us	18 chars	1.132ms	85 lines	
Active Time	10.473us	144 chars	11.499ms	864 lines	
Blank Time	2.836us	39 chars	1.837ms	138 lines	

#### 1152X864 80Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		110.0MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xB3	V_TOTAL	0x03BD
Screen Display	H_DISP	0x8F	V_DISP	0x035F
Sync Start	H_SYNC_STRT	0x91	V_SYNC_STRT	0x037D
Sync Width	H_SYNC_WID	0x0E	V_SYNC_WID	0x07
Resolution	1152		864	
Scan Frequency	76.389KH	łz	79.74Hz	
Polarity	(+)		(+)	
Sync Width	1.018us	14 chars	0.092ms	7 lines
Front Porch	0.127us	2 chars	0.393ms	30 lines
Back Porch	1.473us	20 chars	0.747ms	57 lines
Active Time	10.473us	144 chars	11.311ms	864 lines
Blank Time	2.618us	36 chars	1.231ms	94 lines

### E.5 CRTC Parameters for 1280x1024

#### 1280x1024 43Hz Interlaced

CRTC_GEN_CNTL		0x02		
DOT_CLOCK		80.00MHz		
	Horizont	al	Vertica	I
Screen Total	H_TOTAL	0xC7	V_TOTAL	0x47C
Screen Display	H_DISP	0x9F	V_DISP	0x3FF
Sync Start	H_SYNC_STRT	0xA9	V_SYNC_STRT	0x431
Sync Width	H_SYNC_WID	0xA	V_SYNC_WID	0xA
Resolution	1024		1024	
Scan Frequency	50.000KH	lz	87.03Hz	
Polarity	(+)		(+)	
Sync Width	1.000us	10 chars	0.100ms	10 lines
Front Porch	1.000us	10 chars	0.500ms	50 lines
Back Porch	2.000us	20 chars	0.650ms	65 lines
Active Time	16.000us	160 chars	10.240ms	1024 lines

Blank Time	4.000us	40 chars	1.250ms	125 lines

#### 1280x1024 47Hz Interlaced

CRTC_GEN_CNTL		0x02			
DOT_CLOCK		80.00MHz			
	Horizont	al	Vertical		
Screen Total	H_TOTAL	0xC7	V_TOTAL	0x41C	
Screen Display	H_DISP	0x9F	V_DISP	0x3FF	
Sync Start	H_SYNC_STRT	0xA9	V_SYNC_STRT	0x400	
Sync Width	H_SYNC_WID	0xA	V_SYNC_WID	0xA	
Resolution	1280		1024		
Scan Frequency	50.000KH	łz	94.97Hz		
Polarity	(+)		(+)		
Sync Width	1.000us	10 chars	0.100ms	10 lines	
Front Porch	1.000us	10 chars	0.010ms	1 line	
Back Porch	2.000us	20 chars	0.180ms	18 lines	
Active Time	16.000us	160 chars	10.240ms	1024 lines	
Blank Time	4.000us	40 chars	0.290ms	29 lines	

### 1280x1024 60Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		108.00MHz			
	Horizont	al	Vertica	I	
Screen Total	H_TOTAL	0xD2	V_TOTAL	0x429	
Screen Display	H_DISP	0x9F	V_DISP	0x3FF	
Sync Start	H_SYNC_STRT	0xA5	V_SYNC_STRT	0x400	
Sync Width	H_SYNC_WID	0x0E	V_SYNC_WID	0x03	
Resolution	1280		1024		
Scan Frequency	63.981KI	Hz	60.02Hz		
Polarity	(+)		(+)		
Sync Width	1.037us	14 chars	0.047ms	3 lines	
Front Porch	0.444us	6 chars	0.015ms	1 line	
Back Porch	2.297us	31 chars	0.594ms	38 lines	

Active Time	11.852us	160 chars	16.005ms	1024 lines
Blank Time	3.778us	51 chars	0.656ms	42 lines

### 1280x1024 70Hz Non-Interlaced

CRTC_GEN_CNTL			0x00			
DOT_CLOCK			126.00MHz			
	Horizont	al	Vertica	I		
Screen Total	H_TOTAL	0xD2	V_TOTAL	0x429		
Screen Display	H_DISP	0x9F	V_DISP	0x3FF		
Sync Start	H_SYNC_STRT	0xA9	V_SYNC_STRT	0x400		
Sync Width	H_SYNC_WID	0xE	V_SYNC_WID	0x5		
Resolution	1280		1024			
Scan Frequency	74.645KH	Ηz	70.02Hz			
Polarity	(+)		(+)			
Sync Width	0.889us	14 chars	0.067ms	5 lines		
Front Porch	0.635us	10 chars	0.013ms	1 lines		
Back Porch	1.714us	27 chars	0.483ms	36 lines		
Active Time	10.159us	160 chars	13.718ms	1024 lines		
Blank Time	3.238us	51 chars	0.563ms	42 lines		

### 1280x1024 74Hz Non-Interlaced

CRTC_GEN_CNTL		0x00			
DOT_CLOCK			135.00MHz		
	Horizont	al	Vertica	l	
Screen Total	H_TOTAL	0xD5	V_TOTAL	0x427	
Screen Display	H_DISP	0x9F	V_DISP	0x3FF	
Sync Start	H_SYNC_STRT	0xA3	V_SYNC_STRT	0x3FF	
Sync Width	H_SYNC_WID	0x12	V_SYNC_WID	0x1E	
Resolution	1280		1024		
Scan Frequency	78.855KH	łz	74.11Hz		
Polarity	(+)		(+)		
Sync Width	1.067us	18 chars	0.380ms	30 lines	
Front Porch	0.237us	4 chars	0.000ms	0 lines	
Back Porch	1.896us	32 chars	0.127ms	10 lines	

Active Time	9.481us	160 chars	12.986ms	1024 lines
Blank Time	3.200us	54 chars	0.507ms	40 lines

#### 1280x1024 75Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		135.00MHz			
	Horizon	tal	Vertica	1	
Screen Total	H_TOTAL	0xD2	V_TOTAL	0x429	
Screen Display	H_DISP	0x9F	V_DISP	0x03FF	
Sync Start	H_SYNC_STRT	0xA1	V_SYNC_STRT	0x0400	
Sync Width	H_SYNC_WID	0x12	V_SYNC_WID	0x03	
Resolution	1280	·	1024		
Scan Frequency	79.976KH	Ηz	75.02Hz		
Polarity	(+)		(+)		
Sync Width	1.067us	18 chars	0.038ms	3 lines	
Front Porch	0.119us	2 chars	0.012ms	1 line	
Back Porch	1.837us	31 chars	0.475ms	38 lines	
Active Time	9.481us	160 chars	12.804ms	1024 lines	
Blank Time	3.022us	51 chars	0.525ms	42 lines	

### E.6 CRTC Parameters for 1600x1200

#### 1600x1200 60Hz Non-Interlaced

CRTC_GEN_CNTL			0x00		
DOT_CLOCK		156.00MHz			
	Horizontal		Vert	tical	
Screen Total	H_TOTAL	0xFF	V_TOTAL	0x4F1	
Screen Display	H_DISP	0xC7	V_DISP	0x4AF	
Sync Start	H_SYNC_STRT	0xCB	V_SYNC_STRT	0x4B9	
Sync Width	H_SYNC_WID	0x34	V_SYNC_WID	0x28	
Resolution	1600		12	1200	
Scan Frequency	76.200KHz		60.0	60.00Hz	
Polarity	(-)		(-	(-)	

#### CRTC Parameters for 1600x1200

Sync Width	1.026us	20 chars	0.105ms	8 lines
Front Porch	0.205us	4 chars	0.131ms	10 lines
Back Porch	1.636us	32 chars	0.682ms	52 lines
Active Time	10.256us	200 chars	15.748ms	1200 lines
Blank Time	2.872us	56 chars	0.866ms	66 lines

#### 1600x1200 66Hz Non-Interlaced

CRTC_GEN_CNTL		0x00		
DOT_CLOCK		172.00MHz		
	Horizontal		Vertical	
Screen Total	H_TOTAL	0x103	V_TOTAL	0x4DB
Screen Display	H_DISP	0xC7	V_DISP	0x4AF
Sync Start	H_SYNC_STRT	0xCC	V_SYNC_STRT	0x4B2
Sync Width	H_SYNC_WID	0x31	V_SYNC_WID	0x23
Resolution	1600		1200	
Scan Frequency	82.700KHz		66.00Hz	
Polarity	(-)		(-)	
Sync Width	0.791us	17 chars	0.036ms	3 lines
Front Porch	0.233us	5 chars	0.036ms	3 lines
Back Porch	1.767us	38 chars	0.567ms	47 lines
Active Time	9.302us	200 chars	14.512ms	1200 lines
Blank Time	2.791us	60 chars	0.532ms	44 lines

### 1600x1200 76Hz Non-Interlaced

CRTC_GEN_CNTL			0x00	
DOT_CLOCK		198.00MHz		
	Horizontal		Vertical	
Screen Total	H_TOTAL	0x103	V_TOTAL	0x4E1
Screen Display	H_DISP	0xC7	V_DISP	0x4AF
Sync Start	H_SYNC_STRT	0xCC	V_SYNC_STRT	0x4B2
Sync Width	H_SYNC_WID	0x31	V_SYNC_WID	0x25
Resolution	1600		1200	
Scan Frequency	95.200KHz		76.00Hz	
Polarity	(-)		(-)	
Sync Width	0.687us	17 chars	0.052ms	5 lines

Front Porch	0.202us	5 chars	0.032ms	3 lines
Back Porch	1.535us	38 chars	0.441ms	42 lines
Active Time	8.081us	200 chars	12.606ms	1200 lines
Blank Time	2.424us	60 chars	0.525ms	50 lines

This page intentionally left blank.

## **Appendix F** Parameter Table Format

### F.1 Table Description

Parameter Table - VGA Modes		
Byte	Description	
0h	Number of text columns	
1h	Number of text rows	
2h	Character height (in pixels)	
3h	Display page length (LSB Byte)	
4h	Display page length (MSB Byte)	
5h	SEQ01 - Clocking Mode Register	
6h	SEQ02 - Map Mask Register	
7h	SEQ03 - Character Map Select Register	
8h	SEQ04 - Memory Mode Register	
9h	GENMO - Miscellaneous Output Register	
Ah	CRT00 - Horizontal Total Register	
Bh	CRT01 - Horizontal Display End Register	
Ch	CRT02 - Start Horizontal Blanking Register	
Dh	CRT03 - End Horizontal Blanking Register	
Eh	CRT04 - Start Horizontal Retrace Register	
Fh	CRT05 - End Horizontal Retrace Register	
10h	CRT06 - Vertical Total Register	
11h	CRT07 - Overflow Register	
12h	CRT08 - Preset Row Scan Register	
13h	CRT09- Maximum Scan Line Register	
14h	CRT0A- Cursor Start	
15h	CRT0B - Cursor End	
16h	CRT0C - Start Address High	
17h	CRT0D - Start Address Low	
18h	CRT0E - Cursor Location High	

Parameter Table - VGA Modes		
Byte	Description	
19h	CRT0F - Cursor Location Low	
1Ah	CRT10 - Start Vertical Retrace Register	
1Bh	CRT11 - End Vertical Retrace Register	
1Ch	CRT12- Vertical Display Enable End Register	
1Dh	CRT13 - Offset Register	
1Eh	CRT14 - Underline Location Register	
1Fh	CRT15 - Start Vertical Blanking Register	
20h	CRT16 - End Vertical Blanking Register	
21h	CRT17 - Mode Register	
22h	CRT18 - Line Compare Register	
23h	ATTR00 - Palette Register 0	
24h	ATTR01 - Palette Register 1	
25h	ATTR02 - Palette Register 2	
26h	ATTR03 - Palette Register 3	
27h	ATTR04 - Palette Register 4	
28h	ATTR05 - Palette Register 5	
29h	ATTR06 - Palette Register 6	
2Ah	ATTR07 - Palette Register 7	
2Bh	ATTR08 - Palette Register 8	
2Ch	ATTR09 - Palette Register 9	
2Dh	ATTR0A -Palette Register A	
2Eh	ATTR0B -Palette Register B	
2Fh	ATTR0C - Palette Register C	
30h	ATTR0D - Palette Register D	
31h	ATTR0E - Palette Register E	
32h	ATTR0F - Palette Register F	
33h	ATTR10 - Mode Control Register	
34h	ATTR11 - Overscan Color Register	
35h	ATTR12 - Color Map Enable Register	
36h	ATTR13 - Horizontal PEL Panning Register	
37h	GRA00 - Set/Reset Register	
38h	GRA01 - Enable Set/Reset Register	

Parameter Table - VGA Modes		
Byte	Description	
39h	GRA02 - Color Compare Register	
3Ah	GRA03 - Data Rotate Register	
3Bh	GRA04 - Read Map Select Register	
3Ch	GRA05 - Mode Register	
3Dh	GRA06 - Miscellaneous Register	
3Eh	GRA07 - Color Don't Care Register	
3Fh	GRA08 - Bit Mask Register	

### F.2 Spare Bits in Parameter Table

The VIDEO BIOS makes use of some unused bits in the parameter table to store information on the programming of extended registers. These bits are used to define the video memory model, DAC programming information, CRTC and Pixel Clock selection.

Parameter Table Byte 5		
Bit 7	0 = Set ATI38[7] to 0	
	1 = Set ATI38[7] to 1	
Bit 6	0 = Set ATI38[6] to 0	
	1 = Set ATI38[6] to 1	

Parameter Table Byte 7		
Bit 8	0 = Set ATI31[6] to 0	
	1 = Set ATI31[6] to 1	
Bit 7	0 = Set ATI3E[1] to 0	
	1 = Set ATI3E[1] to 1	

Parameter Table Byte 8		
Bit 7	0 = Set ATI39[1] to 1	
	1 = Set ATI39[1] to 0	
Bit 6	0 = Set ATI3E[4] to 1	
	1 = Set ATI3E[4] to 0	
Bit 5	0 = Set ATI38[7,6] to 0,1	
	1 = Set ATI38[7,6] to 0,0	
Bit 4	0 = Set ATI30[0] to 0	
	1 = Set ATI30[0] to 1	


## G.1 ATI-18811-1 Clock Chip

_	Select Bits					
Frequency Output (MHz)	ATI3E[4]	ATI39[1]	GENMO[3]	GENMO[2]		
100.00	0	0	0	0		
126.00	0	0	0	1		
92.40	0	0	1	0		
36.00	0	0	1	1		
50.35	0	1	0	0		
56.64	0	1	0	1		
External Frequency	0	1	1	0		
44.90	0	1	1	1		
135.00	1	0	0	0		
32.00	1	0	0	1		
110.00	1	0	1	0		
80.00	1	0	1	1		
39.91	1	1	0	0		
44.90	1	1	0	1		
75.00	1	1	1	0		
65.00	1	1	1	1		

This page intentionally left blank.



## H.1 Scratch Registers and Their Contents

SCRATCH_REG0	
(42ECh, 41C8h or base	
bit 7	Internal 1600 CRTC parameter will be used
bit 6	640x480 72Hz
bit 5	640x480 75Hz
bit 4	640x480 85Hz
bit 3	TV out, on/off state
bit 1-0	graphics controller power management states
	800x600 refresh rate information
(42EDh, 41C9h or base	
bit 7	external crtc table indicator
bit 6 - 0	800x600 refresh mask
SCRATCH_REG0 + 2	reserved( can be 1280x1024)
(42EEh, 41CAh or base	e address + 82h)
bit 7	DDC2 detected state
bit 6	reserved
bit 5 - 0	1280x1024 refresh mask
SCRATCH_REG0 + 3	1024x768 refresh rate information
(42EFh, 41CBh or base	e address + 83h)
bit 7	not used
bit 6 - 0	1024x768 refresh mask
SCRATCH_REG1	ROM location
(46ECh, 45C8h or base	e address + 84h)
SCRATCH_REG1 + 1	
(46EDh, 45C9h or base	e address + 85h)
bit 7-4	RAMDAC subtype( for GX and CX controller only)
bit 7-6	not used, (?Tonly)
bit 5-4	CT, feature connector information (?T only)
bit 3	VBE20 used
bit 2	if set, disable the programming of DAC to VGA mode when
	INT 10h is called, for BEDROCK only

bit 1	reserved
bit 0	sync on green enable
SCRATCH_REG1 + 2	
(46EEh, 45CAh or base	address + 86h)
bit 7 - 6	CRTC pitch size
bit 5	mux mode
bit 4	enable gamma correction or 256 color greyscale
bit 3	32bpp color orientation information
bit 2	TLC34075 output clock select or TVP3026 15/16bpp
	information
bit 1	32bpp color orientation information
bit 0	current gamma correction or 256 color state
SCRATCH_REG1 + 3	Programmable dotclock information
(46EFh, 45CBh or base	e address + 87h)
1CE/BB(This register e	xists with VGA enable and in GX and CX controllers only)
bit 7-6	640x480 refresh rate information
bit 5-4	monochrome mode, color information
bit 1	if set, use VGAWONDER compatible paging mechanism
	in packed pixel mode
bit 0	if set, disable the programming of DAC to VGA mode when
	INT 10h is called.



## I.1 ROM Header

There is information stored in the ROM header. This information is included for completeness but not intended for application program development.

Byte Offset	Content
-1,-2	size of the structure in number of byte
0	=0, type definition
1	extended function code, 0a0h,0a1hetc.
2	BIOS internal revision, major
3	BIOS internal revision, minor
4-5	io address, for sparse only
6-7	reserved
8-9	reserved
10-11	reserved
12-13	DRAM memory cycle in extended and VGA
14-15	VRAM memory cycle in extended and VGA
16-17	pointer to frequency table
18-19	pointer to logon message
20-21	pointer to misc. information
22-23	pci, bus, dev, init code
24-25	reserved
26-27	io base address if non-zero, block i/o enable
28-29	reserved( used)
30-31	reserved( used)
32-33	reserved( used)
34-35	int 10h offset, Coprocessor Only BIOS
36-37	int 10h segment, Coprocessor Only BIOS
38-39	monitor information, OEM specific
40-43	4K memory mapped location
44-47	reserved( used)

Byte Offset	Content
48-49	Tractor Beam
50-55	Offffh,0,0ffffh
56-57	bios runtime address
58-59	reserved( used)
60-61	feature id
62-63	subsystem vendor id
64-65	subsystem id
66-67	device id
68-89	\$

The following code will locate the ROM header and extract the PCI bus device information from the ROM header.

unsigned far *ip; char far *cp;	
<pre>FP_SEG( ip) = RomLocation();</pre>	/* assume RomLocation() will return the rom segment address */
$FP_OFF(ip) = 0x48;$	/* pointer to the ROM header */
FP_OFF( ip) = ip[ 0];	/* update array pointer to point to the ROM header */
FP_SEG( cp) = FP_SEG( ip);	/* update byte pointer to point to the ROM header as well */
FP_OFF( cp) = FP_OFF( cp);	
PciBusDev = ip[ 11];	/* get the pci bus dev word */

# Appendix J Programming PLL Registers in mach64 CT Family

## J.1 Introduction

CLOCK_	CLOCK_CNTL [R/W] (MM:24, I/O:12, 49C8, 49CC, 4AEC)				
Field Name	Bit(s)	Description			
CLOCK_SEL	3:0	Non-VGA mode video clock frequency select. Internal clock synthesizer (PLL) uses only bits 1 and 0. External clock chip uses all four bits. In VGA mode, clock select is determined by GENMO(3:2).			
(Reserved)	5:4				
CLOCK_STROBE	6	Controls STROBE signal to external clock synthesizer.			
(Reserved)	7:8				
PLL_WR_EN	9	Internal clock synthesizer (PLL) register write enable. 0 = PLL_DATA is read-only 1 = PLL_DATA is read/write			
PLL_ADDR	13:10	Selects register in internal clock synthesizer (PLL) to read or write.			
(Reserved)	15:14				
PLL_DATA	23:16	Internal clock synthesizer (PLL) read/write data. (see PLL_WR_EN)			
(Reserved)	31:24				

## J.2 PLL Registers

The PLL registers on the next page are accessed indirectly through the CLOCK\_CNTL register above. Example reads and writes of the PLL registers are given below. The address CLOCK\_CNTL0 represents bits 7:0, CLOCK\_CNTL1 bits 15:8, and CLOCK\_CNTL2 bits 23:16.

### **PLL Register Read**

**iow8 CLOCK\_CNTL1 PLL\_ADDR**; PLL address to read (PLL\_WR\_EN = 0) **ior8 CLOCK\_CNTL2 PLL\_DATA**; data is put into variable PLL\_DATA

### **PLL Register Write**

## iow8 CLOCK\_CNTL1 PLL\_ADDR | PLL\_WR\_EN; PLL address to write and PLL\_WR\_EN = 1

#### iow8 CLOCK\_CNTL2 PLL\_DATA; PLL data to write

Note that only 8-bit I/O or memory read and write operations are recommended for PLL register reads and writes.

	PLL Registers				
Addr	Register Name	Field	Bits	Function	
0	Reserved				
1	PLL_MACRO_CNTL			Controls to analog PLL macro (default = D4h)	
		PLL_PC_GAIN	2:0	Charge-pump gain setting	
		PLL_VC_GAIN	4:3	VCGEN gain setting	
		PLL_DUTY_CYC	7:5	Duty cycle control for pixel clock PLL	
2	PLL_REF_DIV		7:0	Reference divider setting (default = 36h) Note: There are only 6 bits in SGS CT-C2.	
3	PLL_GEN_CNTL			MCLK and general control (default = 4Fh)	
		PLL_OVERRIDE	0	Power-down PLL or ext. bias PLL	
		PLL_MCLK_RST	1	Reset MCLK PLL	
		OSC_EN	2	Oscillator enable	
		EXT_CLK_EN	3	Force EXTFREQ0 to input	
		MCLK_SRC_SEL	6:4		
		EXT_CLK_CNTL	7	Enable CLKSEL and CLKSTRb outputs for external clock chip. Note: EXT_CLK_CNTL not in SGS CT-C2. EXT_CLK_EN does both functions.	
4	MCLK_FB_DIV		7:0	MCLK feedback divider (default = 97h, 40MHz)	
5	PLL_VCLK_CNTL			Pixel clock control (default = 04h)	
		VCLK_SRC_SEL	1:0	00 : VCLK = CPUCLK 01 : VCLK = EXTFREQ0 10 : VCLK = XTALIN 11 : VCLK = PLLVCLK	
		PLL_VCLK_RST	2	Reset VCLK PLL	
		VCLK_INVERT	3	Invert VCLK to get opposite duty cycle	

	PLL Registers (Continued)					
Addr	Register Name	Field	Bits	Function		
5	PLL_VCLK_CNTL	Reserved	7:4			
6	VCLK_POST_DIV			Post dividers for VCLK 0-3 (default = 6Ah)		
		VCLK0_POST	1:0	Post divider for VCLK setting 0		
		VCLK1_POST	3:2	Post divider for VCLK setting 1		
		VCLK2_POST	5:4	Post divider for VCLK setting 2		
		VCLK3_POST	7:6	Post divider for VCLK setting 3		
7	VCLK0_FB_DIV		7:0	Feedback divider for VCLK 0 (default = BEh)		
8	VCLK1_FB_DIV		7:0	Feedback divider for VCLK 1 (default = D6h)		
9	VCLK2_FB_DIV		7:0	Feedback divider for VCLK 2 (default = EEh)		
10	VCLK3_FB_DIV		7:0	Feedback divider for VCLK 3 (default = 88h)		
11:13	Reserved					
14	PLL_TEST_CRTL		7:0	PLL test mode control (forced to 00h when not in PLL test mode from GEN_TEST_CTRL register).		
15	PLL_TEST_COUNT		7:0	PLL test mode counter (read only, no default)		

#### Notes:

- 1. PLL\_MACRO\_CNTL settings control gain and duty cycle of analog PLL's. Gain bits affect lock and jitter of PLL's. This register should only be adjusted by the BIOS.
- 2. The reference divider setting must be in the range of 2h to FFh.
- 3. Oscillator enable is only supported in NEC foundry due to limitations in oscillator macro cells. Oscillator will always run in other foundries, no matter how this bit is set.
- 4. Suggested range for feedback dividers is 80h to FFh. Lower settings result in coarser control of output frequency and possibility of clock jitter. Feedback dividers below 02h will not function.
- 5. Pixel clock (VCLK) post-divider values are: 00=divide-by-1; 01=divide-by-2; 10=divide-by-4; 11=divide-by-8.
- All clock sources can be programmed to exceed the frequency limitations of the hardware. Do not attempt to program the PLL registers without a good understanding of the frequency limitations of all clock nets.
- 7. PLL\_TEST\_CTRL and PLL\_TEST\_COUNT are used only during manufacturing tests of analog PLL's.

## J.3 Clock Sources

All clock signals in *mach64*CT are derived from three master clocks — Bus Clock (CPUCLK), MCLK and VCLK. MCLK and VCLK each has four different source choices. These include internal PLLs (PLLMCLK and PLLVCLK), external clock pins (CPUCLK and EXTFREQ0 or EXTFREQ1), XTALIN pin and the PLL reference (PLLREFCLK) which XTALIN/reference divider setting. When RESETb goes active, all clocks will switch to using CPUCLK as their source. After reset, either the test vectors will select external sources or the BIOS will select internal sources.

## J.4 External Clock Support

The external clock sources are supported by *mach64*CT, primarily for testing but also on a board if required. The control signals for the external clock chip are multiplexed on the feature connector pins. The feature connector may not be used when the external clock sources are active.

### Switching to external clocks is done as follows:

1. Disable the feature connector (DAC\_FEA\_CON\_EN@DAC\_CNTL, defaults to disabled).

2. Set EXT\_CLK\_EN@PLL\_GEN\_CNTL = 1 to enable external clock support pins (defaults to high).

3. Make sure the external clock signals are being driven into the chip.

4. Set MCLK\_SRC\_SEL@PLL\_GEN\_CNTL = 101 for EXTFREQ1 as MCLK. Also set VCLK\_SRC\_SEL@PLL\_VCLK\_CNTL = 01 for EXTFREQ0 as VCLK.

### Switching to internal clocks at boot time is done as follows:

1. Program reference, feedback and VCLK post dividers to the desired settings.

2. Write to PLL\_GEN\_CNTL, setting PLL\_OVERRIDE = 0, PLL\_MCLK\_RST = 0 and OSC\_EN = 1.

3. Write to PLL\_VCLK\_CNTL, setting PLL\_VCLK\_RST = 0.

- 4. Allow 5ms for internal PLL to lock frequencies.
- 5. Set MCLK\_SRC\_SEL@PLL\_GEN\_CNTL = 001.

- 6. Set VCLK\_SRC\_SEL@PLL\_VCLK\_CNTL = 11.
- 7. Wait a few cycles (1 microsecond).
- 8. Set EXT\_CLK\_EN@PLL\_GEN\_CNTL = 0 to disable external clock support pins.
- 9. Enable the feature connector (DAC\_FEA\_CON\_EN@DAC\_CNTL = 1).

## J.5 Frequency Limits

The design of *mach64*CT imposes the following limits on the clock source frequencies:

- MCLK may not exceed 68MHz or the limit imposed by memory type.
- VCLK is limited by the current display mode:
  - In VGA, it may not exceed 80MHz.
  - In 4bpp & 8bpp, it may be up to 135MHz.
  - In 15 to 32bpp, it may not exceed 80MHz.
- CPUCLK may not exceed 33MHz.

The clock going out the feature connector (DCLK) may not exceed 40MHz according to the VESA specification. In practice, a higher limit (possibly 80MHz) will be attempted. When VCLK is set to exceed the limit, then DAC\_FEA\_CON\_EN@DAC\_CNTL must be set low to turn off the feature connector.

## J.6 Frequency Synthesis Description

To generate a specific output frequency, the reference (M), feedback (N), and post dividers (P) must be loaded with the appropriate divide-down ratios. The internal PLLs for CT and ET are optimized to lock to output frequencies in the range from 135 MHz to 68 MHz. The PLLs for other members of the *mach64*CT family are optimized to lock with output frequencies from 100 MHz to 200 MHz. Setting the PLLs to lock outside these ranges can result in increased jitter or total mis-function (no lock).

The PLLREFCLK lower limit is found based on the upper limit of the PLL lock range (e.g. 135 MHz) and the maximum feedback divider (255) as follows:

### Minimum PLLREFCLK = 135 MHz / (2 \* 255) = 265 kHz

This is then used to find the reference divider based on the XTALIN frequency.

XTALIN is normally 14.318 MHz and the maximum reference divider M is found by:

### M = Floor[ 14.318 MHz / 265 kHz ] = 54 (the Floor function means round down)

Using the maximum reference divider allowed (in this case is 54) ensures the best clock step resolution. However, lower reference dividers might be used to improve clock jitter.

Feedback dividers (N) should kept in the range 80h to FFh. The effective feedback divider is twice the register setting due to the structure of the internal PLL. The post divider (P) may be either 1, 2, 4, or 8.

To determine the N and P values to program for a target frequency, follow the procedure below (where R is the frequency of XTALIN and T is the target frequency):

1. Calculate the value of P. Find the value of Q from the equation below and use it to find P in the following table:

$$Q = (T * M) / (2 * R)$$

Q Range	Result
more than 255	M too big
127.5 to 255	P = 1
63.5 to 127.5	P = 2
31.5 to 63.5	P = 4
16 to 31.5	P = 8
less than 16	M too small

2. Calculate the value of N by using the value of P obtained in step 1. N is given by:

### $\mathbf{N} = \mathbf{Q} * \mathbf{P}$

The result N is rounded to the nearest whole number.

3. Determine the actual frequency. Given P and the rounded-off N, the actual output frequency is found by:

### $Output\_Frequency = (2 * R * N) / (M * P)$

### For example:

If R = 14.318 MHz and M = 54, then Q = 75.43 (if the desired frequency is 40MHz). The table indicates P = 2 for this Q value. The calculation of N = Q\*P gives 150.85 and rounding up gives N = 151. The final output frequency is therefore 40.04MHz.

The maximum frequency that can be synthesized is the upper limit of PLL lock range for the specific version of *mach64*CT. It may be 135, 160, 200, or 240 MHz. The minimum

frequency that can be synthesized depends on the largest post divider available. For VCLK, P = 8 is always available and minimum VCLK = (2\*R\*128)/(M\*8). For MCLK, post divider settings of 4 and 8 are not available on some versions of the controller. The minimum frequency setting for MCLK is limited to the correspondingly higher values for these controllers.

Sample divider settings for typical Pixel and Memory clock frequencies when R = 14.318 MHz and M = 54:

Target Freq. (MHz)	Post Divider P	Feedback Register N	Feedback Register N	Actual Freq. (MHz)	Percent Error (%)
135	1	255	FFh	135.23	0.17
126	1	238	EEh	126.21	0.17
110	1	207	CFh	109.77	0.21
100	1	189	BDh	100.23	0.23
92.4	1	174	AEh	92.27	0.14
80	1	151	97h	80.08	0.1
75	1	141	8Dh	74.77	0.31
65	2	245	F5h	64.96	0.06
56.6	2	213	D5h	56.48	0.21
50.2	2	189	BDh	50.11	0.19
49.95	2	188	BCh	49.85	0.2
45	2	170	AAh	45.08	0.18
44.95	2	170	AAh	45.08	0.29
40	2	151	97h	40.04	0.1
36	2	136	88h	36.06	0.17
32.97	4	249	F9h	33.01	0.12
32	4	241	F1h	31.95	0.16
31.5	4	238	EEh	31.55	0.16
28.322	4	214	D6h	28.37	0.17
25.175	4	190	BEh	25.19	0.06

## J.7 Duty Cycle Control

The DAC clock (VCLK) is the fastest clock on a *mach64*CT chip. When displayed in 1280x1024 or higher resolutions, VCLK will exceed 100 MHz. The DAC circuitry is sensitive to the duty cycle of VCLK in this range. Duty cycle adjustment for VCLK is available through PLL\_DUTY\_CYC@PLL\_MACRO\_CNTL and VCLK\_INVERT@PLL\_VCLK\_CNTL. The CT also has VCLK\_D\_CYC@PLL\_VCLK\_CNTL, but these bits should not be used (leave at 00).

The optimal settings for the duty cycle control bits have been determined by ATI during testing under extreme conditions of temperature and voltage. The BIOS sets the proper values for each version of *mach64*CT. There should be no need to change these settings.

## J.8 PLL Gain Settings

The internal PLLs have two settings that affect their gain characteristics. These are set by PLL\_PC\_GAIN and PLL\_VC\_GAIN in the PLL\_MACRO\_CNTL register. They will affect optimal lock ranges and jitter characteristics. ATI has determined the optimal settings for these bits under extreme operating conditions. The BIOS sets these bits to optimal values for each version of *mach64*CT. There should not be any need to modify these values.

# Appendix K

**Display Register Setting Calculations** 

## K.1 Display Register Setting Calculations

Please follow the temporary variables down to the end of the document, where they are used to produce actual register settings.

Width of display fifo entry:

<i>w</i> =	32	for vga
	64	for extended (using internal DAC)
	1024	when using 64 bit external DAC and WRAM
	2048	when using 128 bit external DAC and WRAM

Depth of display fifo entry:

d = 32 when using internal DAC8 when using external DAC and WRAM

Expansion ratio: This ratio is only used during expansion mode, otherwise it is 1.

$$ex_{ratio} = \frac{destination linewidth}{source linewidth}$$

Number of XCLKS in a qword:

$$x = \frac{XCLK(MHz)}{VCLK(MHz)} \times \frac{w}{bpp} \times ex_{ratio}$$

Minimum number of bits needed to hold the integer portion of x:

$$b_x = CEIL\left[\frac{\ln(INT(x))}{\ln 2}\right]$$

Maximum fifo size XCLK count representation:

$$t = x \times d$$

Minimum number of bits needed to hold the integer portion of t:

$$b_1 = CEIL\left[\frac{\ln(INT(t))}{\ln 2}\right]$$

Useable precision is the largest of the following two values:

$$p = MAX(b_1 - 5, b_x - 3)$$

Actual fifo size used is:

$$f = MIN\left(INT\left(\frac{2^{5+p}}{x}\right), d\right)$$

Display fifo off point is:

$$r_{off} = CEIL[x \times (f-1)]$$

Fixed latency values, pick number depending upon the configuration:

	32 bit	64 bit	
<i>l</i> =	8	6	for dram
	7	6	for hyperpage
	9	8	for sdram
	N/A	6	for wram

Display loop latency (two added for DISP \_ACTIVE resynchronization):

 $r_{loop} \,=\, l+2$ 

Page fault clocks:

 $pfc = t_{RP} + t_{RCD} + t_{CRD}$ 

Number of cycles/qw:

- n = 1 for 64 bit dram/sdram/hyperpage
  - 2 for 32 bit sdram/hyperpage
  - 3 for 32 bit dram
  - 4 for wram

Maximum random access cycle blocks:

$$rcc = MAX(t_{RP} + t_{RAS, pfc} + n)$$

Display fifo on point: (FLOOR[X] was removed to give room for error)

$$r_{on} = (r_{cc} - 1) + (r_{cc} - FLOOR[x]) + (pfc + n)$$
  
$$r_{on} = 2 \times rcc + pfc + n$$

The mode is not guaranteed to work due to latency unless the following is met:

 $r_{on} + r_{loop} < r_{off}$ 

Actual Register Settings:

DSP_ON(10:0)	$r_{on} * 2^{6-p}$
DSP_OFF(10:0)	$r_{off} * 2^{6-p}$
DSP_PRECISION(2:0)	p
DSP_XCLKS_PER_QW(13:0)	$x * 2^{11-p}$
DSP_LOOP_LATENCY	r <sub>loop</sub>

\*\*\*Note: All values rounded down.

### Meaning of the precision register

The display fifo is represented using a 16 bit register, with a variable decimal point to give a representation of integer + fraction = 16 bits. The precision sets the decimal point of the internal representation, of the DSP\_ON register, the DSP\_OFF register, and the DSP\_XCLKS\_PER\_QW. Thus, these registers need to be adjusted depending upon the precision chosen. The following table illustrates the relationship to the value set in the precision register to the accuracy of the internal representation, the meaning of DSP\_ON, DSP\_OFF, and DSP\_XCLKS\_PER\_QW.

р	Internal Representation with Implied Decimal Point											f	x	off	on*					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0	4	3	2	1	0	10	9	8	7	6	5	4	3	2	1	0	5.11	3.11	5.6	5.6
1	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	6.10	4.10	6.5	6.5
2	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	7.9	5.9	7.4	7.4
3	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	8.8	6.8	8.3	8.3
4	8	7	6	5	4	3	2	1	0	6	5	4	3	2	1	0	9.7	7.7	9.2	9.2
5	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	10.6	8.6	10.1	10.1
6	10	9	8	7	6	5	4	3	2	1	0	4	3	2	1	0	11.5	9.5	11.0	11.0
7	11	10	9	8	7	6	5	4	3	2	1	0	3	2	1	0	12.4	10.4	12.0	12.0
DSP_OFF	10	9	8	7	6	5	4	3	2	1	0						>function			
DSP_ON	10	9	8	7	6	5	4	3	2	1	0						=function, *integer only			
XCLKS/ QW			13	12	11	10	9	8	7	6	5	4	3	2	1	0	-			

#### Table K-1

The behaviour of the display fifo counter is as follows:

- 1 When DISP\_ACTIVE transitions from high to low, or EOF (end of frame) signal is asserted, the counter is reset and the state machine starts on a new line.
- 2 An anchor address is asked for from the display engine for the next line. In the case of VGA, the address of every QWORD is asked for from the display engine. As well, the number of QWORDS for this display line are obtained.
- **3** A fifo "prefill" is performed. For every qword fetched from memory and placed into the display fifo, the counter is incremented by the value in DSP\_XCLKS\_PER\_QW. This process continues until the counter is at a value greater than that value contained in he DSP\_OFF register.
- 4 When DISP\_ACTIVE goes high (the display is actively draining from it's fifo), a one time subtraction of DSP\_LOOP\_LATENCY is made from the counter. Note that this register does not need to be shifted by the precision, as this shifting is accomplished in hardware. This subtraction is done to mask the control point of the display fifo from the result point in such a way that we don't need to have special "overfill" amounts added to fill the display.
- 5 From that point on, each and every clock that DISP\_ACTIVE is high, one integer value is subtracted from the counter. Note that the precision register is taken into account in hardware, so the correct decimal place is observed in this subtraction.

- 6 When the counter reaches the DSP\_ON point (note that this is only an integer compare, the fractional bits are masked), the display controller starts asking for qwords from the memory.
- 7 For every qword that will be placed into the display fifo (after a loop latency time which we subtracted out earlier), the counter is incremented by DSP\_XCLKS\_PER\_QW at the same time it is decremented by one.
- 8 This process continues until the counter is at a value greater than that stored in the DSP\_OFF register. Note that the fractional bits of DSP\_OFF are used in this comparison.
- **9** Steps 6 to 8 are repeated until there are no more QWORDS to be fetched, DISP\_ACTIVE goes low, or EOF goes high.

# Appendix L Bibliography

## Books

Foley, James D., van Dam, Andries, Feiner, Steven K. and Hughes, John F., <u>*Computer Graphics: Principles and Practice*</u> (2nd ed.), Reading, Massachusetts: Addison-Wesley, 1990, ISBN 0-201-12110-7

While not directly related to PC graphics programming, Foley/van Dam provide a good overview into the fundamentals of Computer Graphics as a general subject. The text is mostly theoretical with some pseudocode but no working code examples. There is, however, a fairly good derivation of Bresenham's Line drawing algorithm which is used by most hardware graphics accelerators.

Ferraro, Richard F., *Programmer's Guide to the EGA, VGA, and Super VGA Cards* (3rd ed.), Reading, Massachusetts: Addison-Wesley, 1994, ISBN 0-201-62490-7

A very handy book in understanding the details of programming for VGA and SVGA cards. The third edition also covers programming for some Graphics Accelerator boards including the IBM 8514/A and ATI's own *mach32* series. This book provides very good descriptions of all of the VGA's registers and contains numerous small code examples in both C and 80x86 Assembly language. Highly recommended.

Abrash, Michael, <u>Zen of Graphics Programming</u>, Scottsdale, Arizona: Coriolis Group Books, 1995, ISBN 1-883577-08-X

Abrash, who is known for his earlier book *The Zen of Code Optimization* as well as for his column in *Dr. Dobb's Journal*, discusses optimized programming techniques for VGA cards. The book comes with a diskette full of examples. Although he specifically avoids SVGA and accelerators his coverage of the plain VGA's full capabilities is thorough. This book also contains a section on Mode X programming.

Wilton, Richard, <u>*Programmer's Guide to PC Video Systems*</u> (2nd ed.), Redmond, Washington: Microsoft Press, 1994, ISBN 1-55615-641-3

One of the classic references on PC Graphics Adapters at the hardware level. The second addition also contains topics covering VGA 256-color graphics programming, animation, 32-bit graphics programming, and the VESA BIOS Extension (VBE) for SVGA graphics programming. The book also comes with a companion diskette with

source code examples.

## Index

## A

Accelerator CRTC and DAC registers, 2-3, 6-1 Accelerator mode, 3-1 Draw engine, 3-1 Memory aperture, 3-1 Advanced topics, 7-1 Aperture, linear Base address, 4-1 Organization, 2-1

### B

Big aperture, 3-3 BIOS interface, 3-9 BIOS services Non-Intel platforms, 2-7 Bitblt, 6-31 Transparent, 6-37 Sample code, 6-37 Block write, 7-22 Boot-time initialization, 7-19 Bresenham's algorithm, 6-13 Bus Master Operation, 8-15 Bus Master Programming, 8-15

### C

CALL ROM\_ADDR 64h, A-1, C-1 Clock Chip, G-1 Colour compare circuit, 6-6 Block diagram, 6-4 Colour Interpolator/ Alpha Blender, 8-6 Colour Keyer, 8-6 Colour Space Converter, 8-7 Colour Space Converter, 8-7 Command FIFO Resetting the FIFO Sample code, 5-2 Waiting for draw engine idle, 5-2

Sample code, 5-2Waiting for sufficient FIFO entries, 5-1 Sample code, 5-1 Command FIFO Queue, 5-1 Compatibility, A-1 Concurrency, 7-21 Creating a Descriptor Table, 8-15 CRT mode Designing a custom CRT mode, 7-9 CRT Parameter, A-37 **CRT** Parameters Spare Bits, F-3 Table Format. F-1 CRT synchronization, 7-5 Double buffering (memory), 7-5 Double buffering (palette), 7-6 Single buffering (delta framing), 7-7 Single buffering (synchronized), 7-6 CRTC compatibility, 3-7 CRTC parameters, *E-1* 1024x768 100Hz non-interlaced, E-11 1024x768 43Hz interlaced, E-81024x768 60Hz non-interlaced. *E*-8 E-9 1024x768 70Hz non-interlaced, 1024x768 72Hz non-interlaced. E-9 1024x768 75Hz non-interlaced. E-101152x864 43Hz interlaced, E-111152x864 47Hz interlaced, *E-12* 1152x864 60Hz non-interlaced. E-121152x864 70Hz non-interlaced, E-13 1152x864 75Hz non-interlaced, E - 131152x864 80Hz non-interlaced. E-14 1280x1024 43Hz interlaced, E-141280x1024 47Hz interlaced, *E-15* E-15 1280x1024 60Hz non-interlaced. 1280x1024 70Hz non-interlaced, E-16 1280x1024 74Hz non-interlaced, E-16 1280x1024 75Hz non-interlaced. E-17 1600x1200 60Hz non-interlaced, E-171600x1200 66Hz non-interlaced. E-18 E-18 1600x1200 76Hz non-interlaced.

640x480 100Hz non-interla	ced,	<b>E-</b> 3
640x480 60Hz non-interlac	ed,	<i>E-1</i>
640x480 72Hz non-interlac	ed,	<i>E-2</i>
640x480 75Hz non-interlac	ed,	<i>E-2</i>
640x480 90Hz non-interlac	ed,	<i>E-3</i>
800x600 100Hz non-interla	ced,	<i>E</i> -7
800x600 48Hz interlaced,	<i>E-4</i>	
800x600 56Hz non-interlac	ed,	<i>E-4</i>
800x600 60Hz non-interlac	ed,	<i>E-5</i>
800x600 70Hz non-interlac	ed,	<i>E-5</i>
800x600 72Hz non-interlac	ed,	<i>E-6</i>
800x600 75Hz non-interlac	ed,	<i>E-6</i>
800x600 90Hz non-interlac	ed.	<i>E</i> -7

### D

Delta framing, 7-7 Designing a custom CRT mode, 7-9 Example CRTC calculations, 7-11 Destination trajectory 1, rectangular, 6-12 Destination trajectory 2, line, 6-13 Detecting the presence of a *mach*64, 3-5Display Data Channel Support (DDC), A-11 Double buffering (memory), In the interrupt service routine, 7-5 In the mainline application, 7-6Double buffering (palette), 7-6 DPMS Service, Set DPMS Mode, A-9 Draw engine, 3-1Context control registers, 2-3, 6-2 Initialization, 5-7 Sample code, 5-9Trajectory control registers, 2-3, 6-2 Draw operations, 6-24Colour source, 6-24Lines, 6-25 Sample code, 6-25Packed 24 bpp mode, 6-40Sample code, 6-41Pattern source, 6-38 Polygons, 7-1 Sample code, 7-2 Rectangles, 6-27 Sample code, 6-27Specialized bitblt source, 6-35

Transparent bitblts, 6-37 Standard bitblt source, 6-31 General pattern, 6-32 General pattern with rotation, 6-33 Simple one-to-one, 6-31 Strictly linear, 6-34 Draw speed, 7-20

### E

EEPROM Data, *H-1*, *I-1* EEPROM Data Structure, *A-34* Efficiency, *7-21* Enable / Disable Video Input Capture Mode and Return Video Capture Capability, *A-21* Expansion buses, *7-21* EISA, *7-21* ISA, *7-21* PCI, *7-21* VLB, *7-21* 

### F

Features. 17 Fixed patterns, 6-38 Sample code, 6-38Format Type 0, A-22 Format Type 1, A-23 Format Type 2, A-25 Front End Scaler Operation, 8-13 Front End Scaler Programming, 8-13 Function 00h. A-2 Function 01h. A-3 Function 02h. A-3 Function 03h, A-3 Function 04Exxh, B-35, C-13 Function 04h, A-4 Function 05h. A-4 Function 06h. A-4 Function 07h, A-5 Function 08h. A-7 Function 09h. A-7 Function 0Ah, A-8

Function 0Bh,	A-8
Function 0Ch,	A-9
Function 0Dh,	A-9
Function 0Eh,	A-9
Function 0Fh,	A-9
Function 10h,	A-10
Function 11h,	A-10
Function 12h,	A-11
Function 13h,	A-11
Function 14h,	A-14
Function 15h,	A-15
Function 16h,	A-17
Function 18h,	A-27
Function 19h,	A-27
Function 70h,	D-1
Function 71h,	D-3
Function 72h,	D-4
Function 73h,	D-4
Function 74h,	D-4
Function 75h,	D-5
Function 76h,	D-6
Function 81h,	<i>B-12</i>
Function 82h,	<i>B-12</i>
Function 83h,	<i>B-20, C-4</i>
Function 84h,	<i>B-21</i> , <i>C-5</i>
Function 85h,	<i>B-22, C-6</i>
Function 86h,	<i>B-23</i>
Function 87h,	<i>B-23</i> , <i>C-8</i>
Function 88h,	<i>B-25, C-9</i>
Function 89h,	<i>B-26, C-10</i>
Function 8Ah,	<i>B-26, C-11</i>
Function 8Bh,	<b>B-30</b>
Function 8Ch,	<b>B-31</b>
Function 8Dh,	<i>B-32</i> , <i>C-11</i>
Function Calls,	A-1, C-1

### G

General pattern, 6-32Sample code, 6-32General pattern with rotation, 6-33Sample code, 6-33

### H

Hardware cursor, 6-43 Sample code, 6-44 Hardware ICON Support, B-26, C-11 Hardware Information, A-42 Hardware Overlay/Scaler, 8-4 Host data consumption, 6-7 Host rectangle fill Sample code, 6-28

### Ι

I/O mapping Accessing I/O mapped registers, 2-5 ImpacTV Hooks, A-27 ImpacTV Mode Table Structure, **B-11** In and Out Of Suspend State, *B-23* Initialization Boot-time, 7-19 BUS CNTL, 7-19 CONFIG\_CHIP\_ID, CONFIG STATO, CONFIG\_STAT1, 7-20 CONFIG CNTL, 7-20 GEN TEST CNTL, 7-19 MEM CNTL, 7-19 SCRATCH\_REG0, SCRATCH REG1, 7-19 7-13 Interrupts,

## L

LCD / Monitor / TV Detection, B-20, C-4 Line patterns, 6-36 Sample code, 6-36 Linear and paged memory apertures Linear aperture Base address, 4-1 Sample code, 4-2 Enabling, 4-3 Sample code, 4-3 Physical address conversion, 4-2 Using, 4-3 Sample code, 4-5

Linear vs. VGA aperture, 3-2Big aperture, 3-3Small apertures, 3-3Standard 64KB VGA aperture, 3-2 Linear source. 6-34Sample code, 6-34Lines Drawing, 6-25Sample code, 6-25Load Coprocessor CRTC Parameters, A-2 Load Coprocessor CRTC Parameters and Set Display Mode, A-3 Load Coprocessor CRTC Parameters ans Set Display Mode, A-3Logical pixel data path, 6-2Block diagram, 6-4

## M

mach64 accelerator Detection Determining the I/O base address, 3-6mach64 accelerator Deletions relative to *mach32*, 18 Detection. 3-5Differences from *mach32*. 19 Enhancements relative to mach32, 18 Major features, 17 Overview, 12 mach64VT/GT Register Access, 8-2 Manual mode switching, 3-10, 7-7 Memory Accessing memory mapped registers, 2-3, 8-4 Aperture, 3-1 Big aperture, 3-3Small dual paged aperture, 3-3paged VGA Standard 64KB aperture, 3-2Bandwidth. 7-22 Example calculation, 7-24 Map Intel-based platforms, 2-1 Non-Intel platforms, 2-6

Memory Aperture Service, A-4
Mode switching, 3-7
BIOS interface, 3-9
CRTC compatibility, 3-7
Designing a custom CRT mode, 7-9
Manual, 3-10, 7-7
VESA modes, 3-8
Mode Table Structure, A-32
Monochrome expansion bitblt, 6-35
Sample code, 6-35
Monochrome to two-colour colour expansion circuit, 6-3
Block diagram, 6-4

### N

Non-volatile storage, 7-7 Notations and conventions, 20

### 0

Operating modes Accelerator mode, 3-1, 3-7 VGA mode, 3-1, 3-7 Overlay, 8-5 Overlay Programming, 8-11 Overlay Scaling, 8-11

### P

Packed 24 bpp display mode Drawing in, 6-40Packed Pixel Modes. 8-8 Parameter Tables, F-1 Pattern consumption, 6-9 Pattern source, 6-38 Fixed patterns, 6-38 Sample code, 6-38Performance issues, 7-20 Block write, 7-22 Concurrency, 7-21 Draw speed, 7-20 Efficiency. 7-21 Expansion buses, 7-21 Memory bandwidth, 7-22 Example, 7-24

Redundancy, 7-20 Performing a Blt Using the Front End Scaler, 8-13 Pixel Depth, 6-23 Logical data path, 6-2 Pixel Clock Tables, G-1 Planar Pixel Modes, 8-8 Polygons, 7-1 Drawing, 7-1 Sample code, 7-2 Program a Specified Clock Entry, A-8 Protected mode vs. real mode Linear aperture, 3-4

## Q

Query Device, *A*-7 Query Structure, *A*-28

### R

RAGE PRO CRT Parameter Table. A-37 Read EEPROM Data, A-3 Rectangle fill, 6-27 Sample code, 6-28Redundancy, 7-20 Refresh Rate Structure. A-16 Refresh Rate Support, A-15 **Register** mapping Accessing I/O mapped registers, 2-5 Accessing memory mapped registers, 2-3, 8-4 Register summary, 2-3, 8-3 Accelerator CRTC and DAC registers, 2-3, 6-1 Draw engine context control registers, 2-3, 6-2 Draw engine trajectory control registers, 2-3, 6-2 Setup and control registers, 2-3, 6-1 VGA, 2-3 Re-initialize Digital Signal Processor, D-4 Re-initialize the Graphics Controller's DSP. **D-4** 

Return / Select 475 Lines VGA Mode, **B-31** Return / Select Active Display, B-21, C-5 Return / Select Cursor Blink Rate, **B-26**, *C-10* Return / Select Dithering, B-25, C-9 Return / Select ImpacTV Auto-Display Switch. **D-4** Return / Select ImpacTV Configuration, D-1 Return / Select Power Management Mode, *B*-22, *C*-6 Return / Select Refresh Rate, **B-23**, **C-8** Return Clock Chip Frequency Table, A-8 Return Current Display Information, *B-32*, C-11 Return Current DPMS State in LC, A-9 Return Current Graphics Controller Power Management State, A-9 Return External Storage Device Information, A-10 Return Graphics Hardware Capability List, A-5 Return ImpacTV Aligner Group, D-5 Return ImpacTV Aligner Information For Fast Aligner Algorithm, **D-6** Return ImpacTV Aligner Information For Slow Aligner Algorithm, **D-4** Return Panel Identity Information, **B-12** Return Panel Type and Controller Supported, **B-2** Return Query Device Data Structure in Bytes, A-7 Return TV Standard, D-3 ROM Base Address. A-1 ROM Header, A-40

### S

Sample code Base address query, 4-2 BIOS services initialization, 3-10 Drawing In packed 24 bpp mode, 6-41 Polygons, 7-2 Rectangles, 6-27 Hardware cursor programming, 6-44

Initializing DAC, 5-4 Draw engine, 5-9Line draw. 6-25 Line patterns, 6-36 Linear aperture Enabling, 4-3 Using, 4-5Linear source. 6-34Monochrome expansion bitblt, 6-35Physical address conversion, 4-2 Rectangle fill Fixed patterns, 6-38General 2D pattern, 6-32 Rotated 2D pattern, 6-33 Solid colour. 6-28Using host data. 6-28 Resetting the command FIFO, 5-2Scrolling and panning Calculating CRTC\_OFFSET, 7-5 Simple one-to-one bitblt, 6-31Transparent bitblts, 6-37 Waiting for engine idle, 5-2Save and Restore Graphics Controller States, A-14 Scaler, 8-5 Scissoring and masking, 6-42Scratch Registers, A-38 Scrolling and panning, 7-5 Sample code, 7-5 Set Display Mode, A-3 Set Graphics Controller Power Management State. A-9 Set the DAC to Different States. A-10 Setting up a GUI Master Operation, 8-17 Setup and control registers, 2-3, 6-1 Short Query, A-11 Short Ouery Function, A-4Simple one-to-one bitblt, 6-31 Sample code, 6-31Single buffering (delta framing), 7-7 Single buffering (synchronized), 7-6 Solid rectangle fill, 6-27 Sample code, 6-28Source and destination

Alignment, 6-20 Mixing logic, 6-22 Trajectories, 6-10 Source trajectory 1, strictly linear, 6-15 Source trajectory 2, unbounded Y, 6-15 Source trajectory 3, general pattern, 6-16 Source trajectory 4, general pattern with rotation, 6-17 Specialized biblt source, 6-35 Strictly linear, 6-34 Sample code, 6-34 System BIOS Int 15h, B-35, C-13 System Bus Master Transfer, 8-17

### T

Trajectories, 6-10 Destination trajectory 1, rectangular, 6-12Destination trajectory 2, line, 6-13 Side effects. 6-19 Source trajectory 1, strictly linear, 6-15 Source trajectory 2, unbounded Y, 6-15 Source trajectory 3, general pattern, 6-16 Source trajectory 4, general pattern with rotation. 6-17 Trajectory modifier 1, SRC\_BYTE\_ALIGN, 6-18 Trajectory modifier 2, DST POLYGON EN, 6-18 Trajectory modifier 3, DP BYTE PIX ORDER, 6-19 Transparent bitblts, 6-37 Sample code, 6-37TV-Out. A-41 TV-Out Information, A-41

### U

Unpacker / Dynamic Range Corrector, 8-10 UV Interpolation, 8-12

### V

VESA BIOS Extensions / Flat Panel Functions, *B-12*  VESA mode support, 3-8 VGA interaction, 4-6 VGA mode, 3-1 VGA registers, 2-3 Video Feature Support, A-17 Viode Mode Support Determination, A-7

### W

Write EEPROM Data, A-4